Please note:

The design files for Tutorial 1 (Appendix B in "Fundamentals of Digital Logic
with VHDL Design") are not included here. The files can be created by using
the instructions given in the tutorial, or for course instructors only they
can be obtained by sending email to brown@eecg.toronto.edu.