#### Lecture Notes

#### **Diodes for Power Electronic Applications**

#### OUTLINE

- $\bullet$ PN junction power diode construction
- Breakdown voltage considerations
- On-state losses
- Switching characteristics
- Schottky diodes
- $\bullet$ Modeling diode behavior with PSPICE

#### **Basic Structure of Power Semiconductor Diodes**



Copyright © by John Wiley & Sons 2003 Diodes - 2

### **Breakdown Voltage Estimate - Step Junction**

•

- Non- punch- through diode. Drift region length  $W_d > W(BV_{RD}) =$ length of space charge region at breakdown.
- W(V) =  $W_0 \sqrt{1 + V/\Phi_C}$

• 
$$
W_0 = \sqrt{\frac{2 \varepsilon \Phi_C (N_a + N_d)}{q N_a N_d}}
$$

- $E_{\text{max}} =$ 2 $\Phi_{\mathsf{C}}$  $\overline{\mathsf{W}_{\mathsf{O}}}$   $\sqrt{1!}$  +!  $\mathsf{V}/\Phi_{\mathsf{C}}$
- • Power diode at reverse breakdown:  $N_A \gg N_d$ ; E = E<sub>RD</sub>; V = BV<sub>RD</sub>  $\gg \Phi_c$

• 
$$
W^2(BV_{BD}) = \frac{W_o^2 I BV_{BD}}{\Phi_C}
$$
;  $W_o^2 = \frac{2\epsilon \Phi_C}{qI N_d}$ 

- Conclusions
	- 1. Large BV $_{\rm BD}$  (10<sup>3</sup> V) requires N<sub>d</sub> <10<sup>15</sup> cm<sup>-3</sup>
	- 2. Large BV $_{\rm BD}$  (10<sup>3</sup> V) requires N<sup>-</sup> drift region > 100  $\mu$ m



Solve for  $W(BV_{RD})$  and  $BV_{RD}$ to obtain (put in Si values)  $\mathsf{BV}_\mathsf{BD}$  = ε!  $E_{\mathsf{BD}}^2$ 2! q! N<sub>d</sub>  $^=$ 1.3x10<sup>17</sup>  $\frac{1}{N_{\sf d}}$  ; [V] W(BV<sub>BD</sub>) = 2! BV<sub>BD</sub>  $\frac{BD}{ED}$  = 10<sup>- 5</sup> BV<sub>BD</sub> ; [µm]

# **Breakdown Voltage - Punch-Through Step Junction**





 $\bullet$  $V_2$  = E<sub>2</sub> W<sub>d</sub>

Copyright © by John Wiley & Sons 2003 Diodes - 4

• At breakdown:

$$
\bullet \ \mathsf{V}_1 + \mathsf{V}_2 = \mathsf{BV}_{\mathsf{BD}}
$$

$$
\bullet E_1 + E_2 = E_{BD}
$$

• 
$$
BV_{BD} = E_{BD} W_d - \frac{qN_dW_d^2}{2\epsilon}
$$

• If N<sub>d</sub> << 
$$
\frac{\varepsilon(\text{EBD})^2}{2q(\text{BVBD})}
$$
 (required value of N<sub>d</sub> for non-punch-thru diode), then

- • $BV_{BD} \approx E_{BD} W_{d}$  and
- $\bullet$ W<sub>d</sub>(Punch-thru)
	- ≈ 0.5 W<sub>d</sub>(non-punch-thru)

# **Effect of Space Charge Layer Curvature**



- •Impurities diffuse as fast laterally as vertically
- $\bullet$  Curvature develops in junction boundary and in depletion layer.
- If radius of curvature is comparable to depletion layer thickness, electric field becomes spatially nonuniform.
- $\bullet$  Spatially nonuniform electric field reduces breakdown voltage.
- $R > 6$  W(BV<sub>BD</sub>) in order to limit breakdown voltage reduction to 10% or less.
- Not feasible to keep R large if  $BV<sub>BD</sub>$  is to be large ( > 1000 V).

# **Control of Space Charge Layer Boundary Contour**



- • Electrically isolated conductors (field plates) act as equipotential surfaces.
- • Correct placement can force depletion layer boundary to have larger radius of curvature and t;hus minimize field crowding.
- • Electrically isolated p-regions (guard rings)has depletion regions which interact with depletion region of main pn junction.
- Correct placement of guard rings can result in composite depletion region boundary having large radius of curvature and thus minimize field crowding.

# **Surface Contouring to Minimize Field Crowding**



- • Large area diodes have depletion layers that contact Si surface.
- $\bullet$  Difference in dielectric constant of Si and air causes field crowding at surface.
- $\bullet$  Electric fields fringing out into air attract impurities to surface that can lower breakdown voltage.



- Proper contouring of surface can mimimize depletion layer curvature and thus field crowding.
- Use of a passivation layer like SiO<sub>2</sub> can also help minimize field crowding and also contain fringing fields and thus prevent attraction of impurities to surface.

# **Conductivity Modulation of Drift Region**



Copyright © by John Wiley & Sons 2003 Diodes - 8

- **•** Forward bias injects holes into drift region from P+ layer. Electrons attracted into drift region from N+ layer. So-called double injection.
- If  $W_d \leq$  high level diffusion length  $L_a$ , carrier distributions quite flat with  $p(x)$  $\approx$  n(x)  $\approx$  n<sub>a</sub>.
- For  $n_a \gg$  drift region doping N<sub>d</sub>, the resistance of the drift region will be quite small. So-called conductivity modulation.
- **•** On-state losses greatly reduced below those estimated on basis of drift region low-level  $(N_d)$  ohmic conductivity.

### **Drift Region On-State Voltage Estimate**

\n- \n
$$
I_F = \frac{Q_F}{\tau} = \frac{q! A! W_d! n_a}{\tau}
$$
\n ; Current needed\n
\n- \n
$$
I_F = \frac{q! [\mu_{n!} + \mu_{p}]\cdot n_a! A! V_d}{W_d}
$$
\n ;\n
\n- \n
$$
V_d = \frac{W_d^2}{\frac{[m_{n!} + \mu_{p}]\cdot \tau}{\tau}}
$$
\n ; Equate above\n
\n- \n
$$
V_d = \frac{V_d^2}{\frac{[m_{n!} + \mu_{p}]\cdot \tau}{\tau}}
$$
\n ; Equate above\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2}{P^2}
$$
\n ,\n
\n- \n
$$
I_F = \frac{P^2
$$

• Conclusion: long lifetime  $\tau$  minimizes V<sub>d</sub>.

#### **Diode On-State Voltage at Large Forward Currents**

• 
$$
\mu_{\text{n}} + \mu_{\text{p}} = \frac{\mu_{\text{o}}}{1! + 1!} \frac{n_{\text{a}}}{n_{\text{b}}}
$$
;  $n_{\text{b}} \approx 10^{17} \text{ cm}^{-3}$ .

• Mobility reduction due to increased carrier-carrier scattering at large  $n_a$ .

• 
$$
I_F = \frac{q! n_a! A! V_d}{W_d} \frac{\mu_0}{1! + \frac{n_a}{n_b}}
$$
; Ohms Law

with density-dependent mobility.

 $\bullet\,$  Invert Ohm's Law equation to find  $\rm V_{\rm d}$  as function  $I_F$  assuming  $n_a \gg n_b$ .





•  $V_d = I_F R_{on}$ 

$$
\bullet\ \ V=V_j+V_d
$$

#### **Diode Switching Waveforms in Power Circuits**



### **Diode Internal Behavior During Turn-on**



## **Diode Internal Behavior During Turn-off**



 $\bullet$   $\, {\sf R}_{\bf d}$  increases as excess carriers are removed via recombination and carrier

•  $V_r = I_{rr}R_d + L$ di <sub>R</sub> dt

t<sub>s</sub> interval

 $\bullet\,$  Insufficient excess carriers remain to support l $_{\mathsf{r}\mathsf{r}},$  so

<sup>P</sup>+N- junction becomes reverse- biased and current decreases to zero.

 $\bullet\,$  Voltage drops from V $_{\mathsf{r}\mathsf{r}}$  to V $_\mathsf{R}$  as current decreases to zero. Negative current integrated over its time duration removes a total charge  $Q_{rr}$ .

### **Factors Effecting Reverse Recovery Time**

 $\bullet$   $I_{rr} =$ diR  $\overline{\mathsf{dt}}^{\mathsf{t}}$ 4 = diR dt trr  $\overline{(\mathsf{S}!+!\,\mathsf{1})}$ ; Defined on switching waveform diagram

• 
$$
Q_{rr} = \frac{I_{rrl} t_{rr}}{2} = \frac{di_R}{dt} \frac{t_{rr}^2}{2(S! + 1)}
$$
; Defined on waveform diagram

 $\bullet$  Inverting Q<sub>rr</sub> equation to solve for t<sub>rr</sub> yields

$$
t_{rr} = \sqrt{\frac{2Q_{rr}(S+1)}{diR}} \text{ and } I_{rr} = \sqrt{\frac{2Q_{rr}\frac{diR}{dt}}{(S! + 1)}}
$$

- If stored charge removed mostly by sweep-out  $Q_{rr} \approx Q_F \approx I_F \tau$
- $\bullet\,$  Using this in eqs. for  $\,$  I<sub>rr</sub> and  $\rm t_{rr}$ and assuming  $S + 1 \approx 1$  gives

$$
t_{rr} = \sqrt{\frac{2^n I_F'' \tau}{\frac{di_R}{dt}}}
$$
 and

$$
I_{rr} = \sqrt{2^n I_F'' \tau'' \frac{di_R}{dt}}
$$

# **Carrier Lifetime-Breakdown Voltage Tradeoffs**

• Low on-state losses require

$$
L = \sqrt{D! \tau} = \sqrt{\frac{kT}{q! [\mu_{n}! + ! \mu_{p}]} \tau}
$$
  

$$
L = W_{d} \ge W(V) = 10^{-5} BV_{BD}
$$

- Solving for the lifetime yields  $\tau =$ w<sub>d</sub>2  $\frac{10}{(kT/q)!}\frac{10}{[\mu_0 + \mu_0]} = 4x10^{-12} (BV_{BD})^2$
- Substituting for  $\tau$  in  $I_{rr}$  and  $t_{rr}$  equations gives

\n- $$
t_{rr} = 2.8 \times 10^{-6} \, \text{BV}_{BD} \sqrt{\frac{I_F}{\frac{di_R}{dt}}}
$$
\n- $I_{rr} = 2.8 \times 10^{-6} \, \text{BV}_{BD} \sqrt{I_F! \frac{di_R}{dt}}$
\n

Copyright © by John Wiley & Sons 2003 Diodes - 15

•

#### **Conclusions**

- 1. Higher breakdown voltages require larger lifetimes if low on-state losses are to be maintained.
- 2. High breakdown voltage devices slower than low breakdown voltage devices.
- 3. Turn-off times shortened by large diR  $\overline{\mathsf{dt}}^{\phantom{\dag}}$  but I<sub>rr</sub> is increased.



# **Physics of Schottky Diode Operation**

- Electrons diffuse from Si to Al because electrons have larger average energy in silicon compared to aluminum.
- Depletion layer and thus potential barrier set up. Gives rise to rectifying contact.
- No hole injection into silicon. No source of holes in aluminum. Thus diode is <sup>a</sup> majority carrier device.
- Reverse saturation current much larger than in pn junction diode. This leads to smaller V(on) (0.3 - 0.5 volts)



# **Schottky Diode Breakdown Voltage**

- Breakdown voltage limited to 100-200 volts.
- Narrow depletion region widths because of heavier drift region doping needed for low on-state losses.
- $\bullet$  Small radius of curvature of depletion region where metallization ends on surface of silicon. Guard rings help to mitigate this problem.
- Depletion layer forms right at silicon surface where maximum field needed for breakdown is less because of imperfections, contaminants.



# **Schottky Diode Switching Waveforms**

- Schottky diodes switch much faster than pn junction diodes. No minority carrier storage.
- Foreward voltage overshoot  $V_{\text{FP}}$ much smaller in Schottky diodes. Drift region ohmic resistance  $R_{\Omega}$ .
- Reverse recovery time t<sub>rr</sub> much smaller in Schottky diodes. No minority carrier storage.
- Reverse recovery current I<sub>rr</sub> comparable to pn junction diodes. space charge capacitance in Schottky diode larger than in pn junction diode becasue of narrower depletion layer widths resulting from heavier dopings.



### **Ohmic Contacts**

- Electrons diffuse from Al into ptype Si becasue electrons in Al have higher average energy.
- Electrons in p-type Si form an accumulation layer of greatly enhanced conductivity.
- Contact potential and rectifying junction completely masked by enhanced conductivity. So-called ohmic contact.
- In N<sup>+</sup> Si depletion layer is very narrow and electric fields approach impact ionization values. Small voltages move electrons across barrier easily becasue quantum mechanical tunneling occurs.



# **PN Vs Schottkys at Large BVBD**

• Minority carrier drift region relationships

• 
$$
I_F \approx \frac{q'' [\mu_n'' + \mu_p]'' n_a'' A'' V_d}{W_d}
$$

- Maximum practical value of  $n_a = 10^{17}$ cm<sup>-3</sup> and corresponding to  $\mu_{\rm n}$  +  $\mu_{\rm p}$  = 900 cm<sup>2</sup>/(V-sec)
- Desired breakdown voltage requires  $W_{\rm d} \ge 10^{-5}$  BV<sub>BD</sub>

$$
\frac{I_F}{A} = 1.4 \times 10^6 \frac{Vd}{BV_{BD}}
$$

• Majority carrier drift region relationships

• 
$$
I_F \approx \frac{q'' [\mu_n'' + \mu_p]'' N_d'' A'' V_d}{W_d}
$$

- Desired breakdown voltage requires  $N_d = \frac{1.3 \times 10^{17}}{BV_{BD}}$  and  $W_{d} \ge 10^{-5}$  BV<sub>BD</sub>
- $\bullet\,$  Large BV $_{\mathsf{BD}}$  (1000 V) requires N<sub>d</sub> == 10<sup>14</sup> cm<sup>-3</sup> where  $\mu_\mathsf{h}$  +  $\mu_\mathsf{p}$  =  $1500 \text{ cm}^2/(V\text{-sec})$

$$
\bullet \frac{I_F}{A} \approx 3.1 \times 10^6 \frac{V_d}{[BV_{BD}]^2}
$$

• Conclusion: Minority carrier devices have lower on-state losses at large  $BV_{BD}$ .

## **PSPICE Built-in Diode Model**

•

•

•

•

• Circuit diagram • Components



- 
- Cj nonlinear space-charge capacitance
- $C_d$  diffusion capacitance. Caused by excess carriers. Based on quasi-static description of stored charge in drift region of diode.
- Current source  $i_{dc}(v_i)$  models the exponential I-V characteristic.
- $R_s$  accounts for parasitic ohmic losses at high currents.

# **Stored Charge in Diode Drift Region - Actual Versus Quasi-static Approximation**



- One dimensional diagram of a power diode.
	- • Quasistatic view of decay of excess carrier distribution during diode turn-off.  $n(x,t) = n(x=0,t) f(x)$
- Redistribution of excess carriers via diffusion ignored. Equ;ivalent to carriers moving with inifinte velocity.
	- Actual behavior of stored charge distribution during turn-off.

#### **Example of Faulty Simulation Using Built-in Pspice Diode Model**



- $D_f \nightharpoonup \overline{D}$   $\overline{D}$   $\overline{D$ 
	- PSPICE diode model parameters (TT=100ns Cjo=100pF Rs=.004 Is=20fA)



Copyright © by John Wiley & Sons 2003 Diodes - 24

# **Improved (lumped-charge) Diode Model**

 $\bullet$  More accurately model distributed nature of excess carrier distribution by dividing it into several regions, each described by a quasi-static function. Termed the lumped-charge approach.





• Many other even better (but more complicated models available in technical literature..

# **Details of Lumped-Charge Model**

#### Subcircuit Listing

.Subckt DMODIFY 1 9 Params: Is1=1e-6, Ise=1e-40, Tau=100ns, +Tm=100ns,Rmo=Rs=.001, Vta=.0259, CAP=100p, Gde=.5,  $+$  Fbcoeff=.5, Phi=1, Irbk=1e20, Vrbk=1e20 \*Node 1= anodeand Node  $9 =$  cathode Dcj 1 2 Dcap ; Included for space charge capacitance and reverse \*breakdown. .model Dcap D (Is=1e-25 Rs=0 TT=0  $C$ jo={CAP} M={Gde}  $+FC=\{Fbcoeff\} \ Vj=\{Phi\} + IBV=\{Irbk\} \ BV=Vrbk\})$ Gd 1 2 Value= $\{ (v(5)-v(6))/Tm + \text{Ise}^*(\exp(v(1,2)/\text{Vta})-1) \}$ \*Following components model forward and reverse recovery. Ee 5 0 VALUE =  ${Is1*Tau*(exp(V(1,2)/(2*Vta))-1)}$ ; Ee=Qe Re 5 0 1e6 Em 6 0 VALUE =  $\{ (V(5)/Tm-i(Vsense1))$ <sup>\*</sup>Tm<sup>\*</sup>Tau/(Tm+Tau) $\}$ \*Em=Qm Rm 6 0 1e6 Edm 7.0 VALUE =  $\{v(6)\}$ ; Edm = Qm Vsense1 7 8 dc 0 ; i(vsense1)=dQm/dt Cdm 8 0 1 Rdm 8 0 1e9 Rs 2 3 4e-3 Emo 3 4 VALUE={2\*Vta\*Rmo\*Tm\*i(Vsense2)  $+(v(6)*Rmo+Vta*Tm)$ ; Vm Vsense2 4 9 dc 0 .ends

- Pass numerical values of parameters Tau, Tm, Rmo,Rs, etc. by entering values in PART ATTRIBUTE window (called up within SCHEMATICS).
- See reference shown below for more details and parameter extraction procedures.
- Peter O. Lauritzen and Cliff L. Ma, "A Simple Diode Model with Forward and Reverse Recovery", IEEE Trans. on Power Electronics, Vol. 8, No. 4, pp. 342-346, (Oct., 1993)

<sup>•</sup> Symbolize subcircuit listing into SCHEMATICS using SYMBOL WIZARD

# Simulation Results Using Lumped-Charge Diode Model





 $\bullet$  Note soft reverse recovery and forward voltage overshoot. Qualitatively matches experimental measurements.

Copyright © by John Wiley & Sons 2003 Diodes - 27