Errata

- Wake-up from Power Save Executes Instructions Before Interrupt
- SPI can Send Wrong Byte
- Wrong Clearing of XTRF in MCUSR
- Reset During EEPROM Write
- SPI Interrupt Flag can be Undefined After Reset
- Skip Instruction with Interrupts
- Signature Bytes
- Read Back Value during EEPROM polling
- MISO Output during In-System Programming
- The ADC has no Free-running Mode

10. Wake-up from Power Save Executes Instructions Before Interrupt

When waking up from power save, some instructions are executed before the interrupt is called. If the device is woken up by an external interrupt, 2 instruction cycles are executed. If it is woken up by the asynchronous timer, 3 instructions are executed before the interrupt.

Problem Fix/Workaround

Make sure that the first two or three instructions following sleep is not dependent of the executed interrupt.

9. The SPI can Send Wrong Byte

If the SPI is in master mode, it will restart the old transfer if new data is written on the same clock edge as the previous transfer is finished.

Problem Fix/Workaround

When writing to the SPI, first wait until it is ready, then write the byte to transmit.

8. Wrong Clearing of XTRF in MCUSR

The XTRF flag in MCUSR will be cleared when clearing the PORF-flag. The flag does not get cleared by writing a "0" to it.

Problem Fix/Workaround

Finish the test of both flags before clearing any of them. Clear both flags simultaneously by writing 0 to both PORF and XTRF in MCUCR.

7. Reset During EEPROM Write

If reset is activated during EEPROM write the result is not what should be expected. The EEPROM write cycle completes as normal, but the address registers are reset to 0. The result is that both the address written and address 0 in the EEPROM can be corrupted.

Problem Fix/Workaround

Avoid using address 0 for storage, unless you can guarantee that you will not get a reset during EEPROM write.



8-bit AVR®
Microcontroller with 64K/128K
Bytes
In-System
Programmable
Flash

ATmega103 Rev. J Errata Sheet







6. SPI Interrupt Flag can be Undefined After Reset

In certain cases when there are transitions on the SCK pin during reset, or the SCK pin is left unconnected, the start-up value of the SPI interrupt flag is be unknown. If the flag is not reset before enabling the SPI interrupt, a pending SPI interrupt may be executed.

Problem Fix/Workaround

Clear the SPI interrupt flag before enabling the interrupt.

5. Skip Instruction with Interrupts

A skip instruction (SBRS, SBRC, SBIS, SBIC, CPSE) that skips a two-word instruction needs three clock cycles. If an interrupt occurs during the first or second clock cycle of this skip-instruction, the return address will not be stored correctly on the stack. In this situation, the address of the second word in the two-word instruction is stored. This means that on return from interrupt, the second word of the two-word command will be decoded and executed as an instruction. The ATmega103 has four two-word instructions: LDS, STS, JMP and CALL

- Notes: 1. This can only occur if all of the following conditions are true:
 - A skip instruction is followed by a two-word instruction.
 - The skip instruction is actually skipping the twoword instruction.
 - Interrupts are enabled, and at least one interrupt source can generate an interrupt.
 - An interrupt arrives in the first or second cycle of the skip instruction.
 - 2. This will only cause problems if the address of the following LDS or STS command points to an address beyond 400 Hex.

Problem Fix/Workaround

For C-programs, use the IAR compiler version 1.40b or later. The compiler will never generate the sequence.

For assembly program, avoid skipping a two-word instruction if interrupts are enabled.

4. Signature Bytes

The signature bytes of the first few lots of the ATmega103 have been shipped with wrong signature bytes. Also in the datasheet, the wrong signature bytes has been given. The correct signature bytes are: \$1E \$97 \$01

Problem Fix/Workaround

Programmers must allow both \$1E \$97 \$01 and \$1E \$01 \$01 as valid signature bytes.

3. Read Back Value during EEPROM Polling

When a new EEPROM byte is being programmed into the EEPROM with In-System Programming, reading the address location being programmed will give the value P1 (see table 1) until the Auto-erase is finished. Then the value P2 will follow until programming is finished. At the time the device is ready for a new EEPROM byte, the programmed value will read correctly.

Table 1. Address Location

Revision	P1	P2
F	\$7F	\$7F
G	\$80	\$7F
J	\$80	\$7F

This is only a problem for In-System Programmers. Note: Reading and writing the EEPROM during normal operation is not affected by this.

Problem Fix/Workaround

Programmers must allow both \$80 and \$7F as read back values if data polling is used for the EEPROM. Polling will not work for neither of the values P1 and P2, so when programming these values, the user will have to wait the prescribed time $t_{\rm WD\ EEPROM}$ before programming the next byte.

2. MISO Active during In-System Programming

During In-System Programming, the Miso line of the ATmega103 is active, even if the UART pins are used for programming. If the pin is used as an input in the application, a collision may occur on this line.

Problem Fix/Workaround

- -If the MISO pin is used as a input, make sure that there is a current limiting resistor in series with the line.
- If the pin is used as an output, make sure that whatever is connected to the line can accept that the pin is toggling during programming

1. The ADC has no Free-Running Mode

Early versions of the ATmega603/103 data sheet described an ADC Free-Running Mode. This mode is not available in this device, and bit number 5 in the ADCSR register must always be written as '0'.

Problem Fix/Workaround

Always use Single-Conversion Mode, and please use the latest revision of the data sheet.



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Åtmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000

FAX (33) 4-4253-6001

Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309

© Atmel Corporation 1999.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing $^{\text{\tiny{8}}}$ and/or $^{\text{\tiny{TM}}}$ are registered trademarks and trademarks of Atmel Corporation.

Printed on recycled paper.