# WaveFormer Pro & Viewlogic

SynaptiCAD's WaveFormer Pro is a graphical timing diagram editor with the ability to generate stimulus vectors for Viewlogic's VHDL, Verilog, SPICE and gate level simulators. WaveFormer Pro lets you specify and analyze timing diagrams early in the design cycle, then take that same work and use it as stimulus for circuit simulation. With Wave-Former, users create timing diagrams by drawing signals, clocks, busses, and simulating Boolean and registered logic signals. Graphical timing parameters like delays, setups, and holds actively move and monitor signal transitions.

Generate Stimulus Vectors
Annotate and Document Simulation Waveforms
**Analyze Timing before creating a Schematic or HDL Model**

Import & Export Waveforms

WaveFormer Pro supports waveform input from a variety of sources including: drawing waveforms graphically in the timing diagram editor, numerical input from a spreadsheet, waveforms captured by HP's logic analyzers, and simulator output generated by Viewlogic's simulators. Export waveforms as stimulus vectors.

VHDL & Verilog Support

SynaptiCAD provides 2 levels of VHDL and Verilog test bench generation. WaveFormer Pro produces single timing diagram stimulus generation, which is perfect for testing small designs and models. And WaveFormer's big brother, TestBencher Pro generates multi-diagram, self-testing, reactive test benches. Test-Bencher Pro is perfect for building bus-functional models of microprocessor and bus interfaces.

For more information about WaveFormer Pro and TestBencher Pro contact SynaptiCAD at (800)804-7073, www.syncad.com, or sales@syncad.com