DataSheet Pro

DataSheet Pro provides the ultimate environment for documentation professionals working with multi-diagram projects. Datasheet Pro's project management features allow users to efficiently combine diagrams from multiple engineers into one project with uniform formatting. Using Object Linking and Embedding (OLE), users can embed timing diagrams into other publishing programs. These images can be edited at any time directly from the publishing program by double clicking on the image to launch DataSheet Pro with the selected timing diagram. Other features include style sheets, view support, web-ready image generation, analog waveform import and display, and support for the industry-standard Timing Diagram Markup Language (TDML) format. Documentation professionals will be able to receive timing diagrams produced by design engineers using any TDML-compatible product, such as WaveFormer Pro or Timing Diagrammer Pro, and embed them directly into publishing programs like FrameMaker and Word.



Check out DataSheet Pro's Feature pages:



Ready to really evaluate? Download the evaluation version:



Examples of Commercial Data Sheets:

innovASIC used SynaptiCAD's tools to create the tining diagram and parameter table for thier IA16450 Universal Asynchronous Reciever/Transmitter. To view the data sheet go to the Products page on http://www.innovasic.com/



Would you like a quick walk-through of DataSheet Pro? After you download the evaluation version, call 800-804-7073 and ask for Gary. He will give you a brief tour of DataSheet Pro and cover important areas like: drawing waveforms, creating multi-bit buses, documentation techniques, import and export capabilities, and basic simulation features.





Home | Top of Page


Copyright 2000, SynaptiCAD Inc., All rights reserved. Timing Diagrammer Pro, WaveFormer Pro, TestBencher Pro, VeriLogger Pro, DataSheet Pro and SynaptiCAD are trademarks of SynaptiCAD, Inc. All other marks are trademarks of their respective owners.

vhdl verilog SPICE Pspice timing analysis test bench generation ABEL Minc viewlogic vhdl verilog vhdl verilog vhdl verilog vhdl verilog