A New Addition to the SynaptiCAD Product Line!

SynaptiCAD is pleased to announce the addition of VeriLogger Pro, a low-cost, full-feature Verilog simulator to our line of EDA products. VeriLogger has all the features that you've come to expect from a professional simulation package: waveform viewing, single step debugging, point-and-click break points, color syntax editing, and console execution. Also included is a powerful hierarchical browser that displays the structural relationships of the modules in your design. VeriLogger Pro supports the IEEE-1364 standard including all the RTL, behavioral, and synthesizable constructs.

• New v6.5 Features
• VeriLogger Pro features list
• Interactive screen shot of VeriLogger Pro
• VeriLogger Pro FAQ page
• Documentation Features
• Pricing Information
• Download an Evaluation version

New Interface, Trusted Core

VeriLogger Pro is a new product, but its core technology is a combination of Wellspring Solutions' VeriWell simulator and SynaptiCAD's WaveFormer Pro waveform viewing environment. Over 20 man years have been invested in this new product to bring you the latest in data display and debugging technology. With VeriLogger you can view your design from textual, hierarchical, graphical, and line execution displays. Secondary windows display breakpoints and error log files. Independent benchmarks by Seva Technology have consistently rated VeriWell the best value-per-dollar in their evaluations of Verilog simulators, and now with the new VeriLogger Pro interface we think you’ll find that we also offer the best ease-of-use per dollar.

Cut your EDA costs by a factor of 10!

If you've wanted to move up to the latest design methodologies, but have hesitated because of the high entry costs, VeriLogger is your answer. If you've already moved to Verilog, but haven't been able to afford to equip all the members of your team with their own simulators, VeriLogger is your answer too. VeriLogger is 100% compatible with Verilog-XL and integrates seamlessly into an XL environment.

Home | Top of Page

Copyright 1999, SynaptiCAD Inc., All rights reserved. Timing Diagrammer Pro, WaveFormer Pro, TestBencher Pro, VeriLogger Pro, DataSheet Pro and SynaptiCAD are trademarks of SynaptiCAD, Inc. All other marks are trademarks of their respective owners.

vhdl verilog SPICE Pspice timing analysis test bench generation ABEL Minc viewlogic vhdl verilog vhdl verilog vhdl verilog vhdl verilog