



# CY7C3385A CY7C3386A

## UltraLogic™ 3.3V High Speed 4K Gate CMOS FPGA

### Features

- **Very high speed**
  - Loadable counter frequencies greater than 80 MHz
  - Chip-to-chip operating frequencies up to 60 MHz
- **Unparalleled FPGA performance for counters, data path, state machines, arithmetic, and random logic**
- **High usable density**
  - 16 x 24 array of 384 logic cells provides 12,000 total available gates
  - 4,000 typically usable “gate array” gates in 84-pin PLCC, 100-pin and 144-pin TQFP
- **Low power, high output drive**
  - Standby current typically 250  $\mu$ A
  - 16-bit counter operating at 80 MHz consumes 20 mA
- **Flexible logic cell architecture**
  - Wide fan-in (up to 14 input gates)
  - Multiple outputs in each cell
  - Very low cell propagation delay (1.7ns typical)
- **Powerful design tools—Warp3™**
  - Designs entered in IEEE 1164 VHDL, schematics, or both
  - Fast, fully automatic place and route
  - Waveform simulation with back annotated net delays
- PC and workstation platforms
- **Extensive 3rd party tool support**
- **5V tolerant Inputs** (see  $I_{IH}$  spec)
- **Robust routing resources**
  - Fully automatic place and route of designs using up to 100 percent of logic resources
  - No hand routing required
- **80 (7C3385A) to 114(7C3386A) bidirectional input/output pins**
- **6 dedicated input/high-drive pins**
- **2 clock/dedicated input pins with fan-out-independent, low-skew nets**
- **Input hysteresis provides high noise immunity**
- **Thorough testability at 3.3V**
  - Built-in scan path permits 100 percent factory testing of logic and I/O cells
- **0.65 $\mu$  CMOS process with ViaLink™ programming technology**
  - High-speed metal-to-metal link
  - Non-volatile antifuse technology
- **84-pin PLCC is pinout compatible with 2K (CY7C3384A) devices**
- **100-pin TQFP is pinout compatible with 3.3V 1K (CY7C3382A) and 2K (CY7C3384A) devices**
- **Pinout compatible with 5V 4K (CY7C385P/6P) devices**

### Functional Description


The CY7C3385A and CY7C3386A are very high speed CMOS user-programmable ASIC (pASIC™) devices. The 384 logic cell field-programmable gate array (FPGA) offers 4,000 typically usable “gate array” gates. This is equivalent to 12,000 EPLD or LCA gates. The CY7C3385A is available in a 84-pin PLCC and the 100-pin TQFP packages. The CY7C3386A is available in 144-pin TQFP package.

Low-impedance, metal-to-metal ViaLink interconnect technology provides non-volatile custom logic capable of operating at speeds above 80 MHz. This permits high-density programmable devices to be used with today’s fastest CISC and RISC microprocessors.

Designs are entered into the CY7C3385A and CY7C3386A using Cypress *Warp3* software or one of several third-party tools. See the tools section of the *Programmable Logic Databook* for more tools information. *Warp3* is a sophisticated CAE package that features schematic entry, waveform-based timing simulation, and VHDL design synthesis. The CY7C3385A and CY7C3386A feature ample on-chip routing channels for fast, fully automatic place and route of high gate utilization designs.

For detailed information about the pASIC380 architecture, see the pASIC380 Family datasheet.

### Logic Block Diagram



84, 100, and 144 PINS, 114 I/O CELLS, 6 INPUT HIGH DRIVE CELLS, 2 INPUT/CLK (HIGH DRIVE) CELLS


7C3385A-1

ViaLink and pASIC are trademarks of QuickLogic Corporation.  
 UltraLogic and Warp3 are trademarks of Cypress Semiconductor Corporation.




**Pin Configurations (continued)**

**PLCC/CLCC  
 Top View**



7C3385A-3

**TQFP  
 Top View**




7C3385A-2



**Pin Configurations** (continued)

**TQFP**  
**Top View**





**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

**Storage Temperature**

Ceramic ..... -65°C to +150°C  
 Plastic ..... -40°C to +125°C

Lead Temperature ..... 300°C

Supply Voltage ..... -0.5V to 7.0V

Input Voltage ..... -0.5V to  $V_{CC} + 0.7V$

ESD Pad Protection .....  $\pm 2000 V$

DC Input Voltage ..... -0.5V to 7.0V

DC Input Current .....  $\pm 20 mA$

Latch-Up Current .....  $\pm 200 mA$

**Operating Range**

Range	Ambient Temperature	$V_{CC}$
Commercial	0°C to +70°C	3V $\pm$ 0.3V
Industrial	-40°C to +85°C	3V $\pm$ 0.3V

**Delay Factor (K)**

Speed Grade	Commercial		Industrial	
	Min.	Max.	Min.	Max.
-X	0.46	3.52	0.40	3.77
-0	0.46	2.61	0.40	2.81
-1	0.46	2.23	0.40	2.39

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	Min.	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$I_{OH} = 2.4 mA$	2.4		V
		$I_{OH} = -10.0 \mu A$	$V_{CC} - 0.1$		V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 4 mA$		0.4	V
		$I_{OL} = 10.0 \mu A$		0.1	V
$V_{IH}$	Input HIGH Voltage		2.0		V
$V_{IL}$	Input LOW Voltage			0.8	V
$I_{IH}$	Input HIGH Current Sink (for 5V Inputs)	$5V > V_{IN} > V_{CC}$		12 <sup>[1]</sup>	mA
$I_I$	Input Leakage Current	$V_{IN} = V_{CC}$ or $V_{SS}$	-10	+10	$\mu A$
$I_{OZ}$	Three-State Output Leakage Current	$V_{IN} = V_{CC}$ or $V_{SS}$	-10	+10	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[2]</sup>	$V_{OUT} = V_{SS}$	-5	-50	mA
		$V_{OUT} = V_{CC}$	15	100	mA
$I_{CC1}$	Standby Supply Current	$V_{IN}, V_{I/O} = V_{CC}$ or $V_{SS}$		650	$\mu A$

**Capacitance**

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance <sup>[3]</sup>	$T_A = 25^\circ C, f = 1 MHz, V_{CC} = 3.3 V$	10	pF
$C_{OUT}$	Output Capacitance		10	pF

**Note:**

- User must limit input current to 12 mA.
- Only one output at a time. Duration should not exceed 30 seconds.
- $C_I = 45 pF$  max. on I/(SI) and I/(P). Capacitance is sample tested.





**Switching Characteristics** ( $V_{CC}=3.3V$ ,  $T_A=25^\circ C$ ,  $K=1.00$ )

Parameter	Description	Propagation Delays <sup>[4]</sup> with Fanout of					Unit
		1	2	3	4	8	
<b>LOGIC CELLS</b>							
t <sub>PD</sub>	Combinatorial Delay <sup>[5]</sup>	1.7	2.2	2.6	3.2	5.3	ns
t <sub>SU</sub>	Set-Up Time <sup>[5]</sup>	2.1	2.1	2.1	2.1	2.1	ns
t <sub>H</sub>	Hold Time	0.0	0.0	0.0	0.0	0.0	ns
t <sub>CLK</sub>	Clock to Q Delay	1.0	1.5	1.9	2.6	4.7	ns
t <sub>CWHI</sub>	Clock HIGH Time	2.0	2.0	2.0	2.0	2.0	ns
t <sub>CWLO</sub>	Clock LOW Time	2.0	2.0	2.0	2.0	2.0	ns
t <sub>SET</sub>	Set Delay	1.7	2.2	2.6	3.2	5.3	ns
t <sub>RESET</sub>	Reset Delay	1.5	1.9	2.2	2.7	4.4	ns
t <sub>SW</sub>	Set Width	1.9	1.9	1.9	1.9	1.9	ns
t <sub>RW</sub>	Reset Width	1.8	1.8	1.8	1.8	1.8	ns

Parameter	Description	Propagation Delays <sup>[4]</sup>						Unit
		1	2	3	4	8	12	
<b>INPUT CELLS</b>								
t <sub>IN</sub>	Input Delay (HIGH Drive)	2.8	2.9	3.0	3.1	4.0	5.3	ns
t <sub>INI</sub>	Input, Inverting Delay (HIGH Drive)	3.0	3.1	3.2	3.3	4.1	5.7	ns
t <sub>IO</sub>	Input Delay (Bidirectional Pad)	1.4	1.9	2.2	2.9	4.7	6.5	ns
t <sub>GCK</sub>	Clock Buffer Delay <sup>[6]</sup>	2.7	2.8	2.9	3.0	3.1	3.3	ns
t <sub>GCKHI</sub>	Clock Buffer Min. HIGH <sup>[6]</sup>	2.0	2.0	2.0	2.0	2.0	2.0	ns
t <sub>GCKLO</sub>	Clock Buffer Min. LOW <sup>[6]</sup>	2.0	2.0	2.0	2.0	2.0	2.0	ns

Parameter	Description	Propagation Delays <sup>[4]</sup> with Output Load Capacitance (pF) of					Unit
		30	50	75	100	150	
<b>OUTPUT CELLS</b>							
t <sub>OUTLH</sub>	Output Delay LOW to HIGH	2.7	3.4	4.2	5.0	6.7	ns
t <sub>OUTH</sub>	Output Delay HIGH to LOW	2.8	3.7	4.7	5.6	7.6	ns
t <sub>PZH</sub>	Output Delay Three-State to HIGH	4.0	4.9	6.1	7.3	9.7	ns
t <sub>PZL</sub>	Output Delay Three-State to LOW	3.6	4.2	5.0	5.8	7.3	ns
t <sub>PHZ</sub>	Output Delay HIGH to Three-State <sup>[7]</sup>	2.9					ns
t <sub>PLZ</sub>	Output Delay LOW to Three-State <sup>[7]</sup>	3.3					ns

**Notes:**

- Worst-case propagation delay times over process variation at  $V_{CC} = 3.3V$  and  $T_A = 25^\circ C$ . Multiply by the appropriate delay factor,  $K$ , for speed grade to get worst-case parameters over full  $V_{CC}$  and temperature range as specified in the operating range. All inputs are TTL with 3-ns linear transition time between 0 and 3 volts.
- These limits are derived from worst-case values for a representative selection of the slowest paths through the pASIC380 logic cell including net delays. Guaranteed delay values for specific paths should be determined from simulation results.
- Clock buffer fanout refers to the maximum number of flip-flops per half column. The number of half columns used does not affect clock buffer delay.
- The following loads are used for t<sub>PHZ</sub>:  t<sub>PHZ</sub>
- The following loads are used for t<sub>PLZ</sub>:  t<sub>PLZ</sub>




**High Drive Buffer K=1.00**

Parameter	Description	# High Drives Wired Together	Propagation Delays <sup>[4]</sup> with Fanout of					Unit
			12	24	48	72	96	
t <sub>IN</sub>	High Drive Input Delay	1	5.3	6.7				ns
		2		4.5	6.6			ns
		3			5.3	6.2	7.2	ns
		4				5.4	6.2	ns
t <sub>INI</sub>	High Drive Input, Inverting Delay	1	5.7	7.2				ns
		2		4.6	6.8			ns
		3			5.5	6.4	7.4	ns
		4				5.6	6.4	ns


**Switching Waveforms**

**Combinatorial Delay**




7C3385A-5

**Set-Up and Hold Times**




7C3385A-6

**Set and Reset Delays**



7C3385A-7

**Output Delay**




7C3385A-8



Switching Waveforms (continued)

Three-State Delay





7C3385A-9

Typical AC Characteristics

Propagation delays depend on routing, fanout, load capacitance, supply voltage, junction temperature, and process variation. The AC Characteristics are a design guide to provide initial timing estimates at nominal conditions. Worst-case estimates are obtained when nominal propagation delays are multiplied by the appropriate


Delay Factor, K, as specified by the speed grade in the Delay Factor table. The effects of voltage and temperature variation are illustrated in the graphs below. The Warp3 Delay Modeler extracts specific timing parameters for precise simulation results following place and route.



\* $\theta_{JA} = 45^{\circ}C/WATT$  FOR PLCC




**Combinatorial Delay Example** (Load = 30 pF, K=1, Fanout=1)



INPUT DELAY + COMBINATORIAL DELAY + OUTPUT DELAY = 5.9 ns

**Sequential Delay Example** (Load = 30 pF, K=1, Fanout=1)



INPUT DELAY + REG SET-UP + CLOCK TO Q DELAY + OUTPUT DELAY = 7.3 ns





**Ordering Information**

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
1	CY7C3385A-1AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C3385A-1JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C3385A-1AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C3385A-1JI	J83	84-Lead Plastic Leaded Chip Carrier	
0	CY7C3385A-0AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C3385A-0JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C3385A-0AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C3385A-0JI	J83	84-Lead Plastic Leaded Chip Carrier	
X	CY7C3385A-XAC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C3385A-XJC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C3385A-XAI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C3385A-XJI	J83	84-Lead Plastic Leaded Chip Carrier	


Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
1	CY7C3386A-1AC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C3386A-1AI	A144	144-Pin Thin Quad Flat Pack	Industrial
0	CY7C3386A-0AC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C3386A-0AI	A144	144-Pin Thin Quad Flat Pack	Industrial
X	CY7C3386A-XAC	A144	144-Pin Thin Quad Flat Pack	Commercial
	CY7C3386A-XAI	A144	144-Pin Thin Quad Flat Pack	Industrial

Document #: 38-00435-A



Package Diagrams


100-Pin Thin Quad Flat Pack A100





**Package Diagrams (continued)**

**144-Pin Thin Quad Flat Pack A144**



**84-Lead Plastic Leaded Chip Carrier J83**

