

**CY7C371i** 

# UltraLogic™ 32-Macrocell Flash CPLD

#### **Features**

- 32 macrocells in two logic blocks
- 32 I/O pins
- 6 dedicated inputs including 2 clock pins
- In-System Reprogrammable (ISR™) Flash technology
  - JTAG interface
- No hidden delays
- High speed
  - $-f_{MAX} = 143 \text{ MHz}$
  - $-t_{PD} = 8.5 \text{ ns}$
  - $-t_S = 5 \text{ ns}$
  - $-t_{CO} = 6 \text{ ns}$
- Fully PCI compliant
- Available in 44-pin PLC, and TQFP packages
- Pin compatible with the CY7C372i

## **Functional Description**

The CY7C371i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the

FLASH370i <sup>™</sup> family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C371i is designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic FLASH370i devices, the CY7C371i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. the Cypress ISR function is implemented through a 4-pin serial interface. Data is shifted in and out through the SDI and SDO pins, respectively, using the programming voltage pin (VPP). These pins are dual function providing a pin-compatible upgrade to earlier versions of the FLASH $370^{\,\text{TM}}$  devices. Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.


The 32 macrocells in the CY7C371i are divided between two logic blocks. Each logic

block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C371i is rich in I/O resources. Each macrocell in the device features an associated I/O pin, resulting in 32 I/O pins on the CY7C371i. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C371i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C371i remain the same.





#### **Selection Guide**

		7C371i-143	7C371i-110	7C371i-83	7C371iL-83	7C371i-66	7C371iL-66
Maximum Propagation	8.5	10	12	12	15	15	
Minimum Set-Up, t <sub>S</sub> (r	5	6	8	8	10	10	
Maximum Clock to Ou	Maximum Clock to Output, t <sub>CO</sub> (ns)		6.5	8	8	10	10
Maximum Supply Current, I <sub>CC</sub> (mA)	Commercial	220	175	175	90	175	90
	Industrial			220	110	220	110

**Cypress Semiconductor Corporation** 







## Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C371i includes two logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

#### Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size  $72 \times 86$ . This large array in each logic block allows for very complex functions to be implemented in a single pass through the device.

#### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that

#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $$
Ambient Temperature with Power Applied
Supply Voltage to Ground Potential0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
DC Program Voltage

product term allocation is handled by software and is invisible to the user.

#### I/O Macrocell

Each of the macrocells on the CY7C371i has a separate associated I/O pin. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed. It also has polarity control, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the two logic blocks on the CY7C371i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

# **Design Tools**

Development software for the CY7C371i is available from Cypress's  $Warp2^{1}$ ,  $Warp2^{+}$ , and  $Warp3^{1}$  software packages. All of these products are based on the IEEE-standard VHDL language. Cypress also actively supports third-party design tools such as ABEL , CUPL, MINC, and LOG/iC. Please contact your local Cypress representative for further information.

Output Current into Outputs (LOW)	16 mA
Static Discharge Voltage	. >2001V
(per MIL-STD-883, Method 3015)	
Latch-Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature	$\mathbf{v}_{\mathbf{cc}}$
Commercial	0°C to +70°C	5V ± 5%
Industrial	−40°C to +85°C	5V ± 10%



CY7C371i

# Electrical Characteristics Over the Operating Range[1]

Parameter	Description		Test Conditions	S	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	$I_{OH} = -3.2 \text{ mA (Com'l)}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	$I_{OL} = 16 \text{ mA (Com'l/In}$		0.5	V	
$V_{\mathrm{IH}}$	Input HIGH Voltage	Guarante	ed Input Logical HIGH V	oltage for all inputs <sup>[2]</sup>	2.0	7.0	V
$V_{\mathrm{IL}}$	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all inputs <sup>[2]</sup>				0.8	V
$I_{IX}$	Input Load Current	GND ≤	$V_{I} \leq V_{CC}$	-10	+10	μΑ	
$I_{OZ}$	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled				+50	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[3, 4]</sup>	$V_{CC} = M$	$V_{CC} = Max., V_{OUT} = 0.5V$				mA
$I_{CC}$	Power Supply Current	$V_{CC} = M$	$[ax., I_{OUT} = 0 \text{ mA}, z, V_{IN} = GND, V_{CC}^{[5]}]$	Com'l		175	mA
		1 = 1 mm	$z, v_{IN} = GND, v_{CC}(z)$	Com'l "L" -66, -83		90	
				Com'1-143, Ind		220	
				Ind "L" -66, -83		110	

# Capacitance<sup>[4]</sup>

Parameter	Parameter Description		Max.	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 5.0V$ at $f=1$ MHz	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 5.0V$ at $f = 1$ MHz	12	pF

# **Endurance Characteristics**<sup>[4]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles


### **Notes:**

- 1. See the last page of this specification for Group A subgroup testing information
- 2. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- 3. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second.  $V_{\rm OUT}=0.5V$  has been chosen to avoid test problems caused by tester ground degradation.
- 4. Tested initially and after any design or process changes that may affect these parameters.
- 5. Measured with 16-bit counter programmed into each logic block.



# CYPRESS

# **AC Test Loads and Waveforms**



Parameter	$V_{\mathbf{X}}$	Output Waveform—Measurement Level					
t <sub>ER (-)</sub>	1.5V	$V_{OH} \longrightarrow V_{X}$					
t <sub>ER (+)</sub>	2.6V	$V_{\rm OL}$ 0.5V $V_{\rm X}$					
t <sub>EA (+)</sub>	1.5V	V <sub>X</sub> 0.5V V <sub>OH</sub>					
t <sub>EA (-)</sub>	V <sub>thc</sub>	$V_X \longrightarrow V_{OL}$					

(d) Test Waveforms

# Switching Characteristics Over the Operating Range<sup>[6]</sup>

		7C371i-143 7C371i-110			7C371i-83					
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	Combinatorial Mode Parameters									
$t_{\mathrm{PD}}$	Input to Combinatorial Output		8.5		10		12		15	ns
$t_{\mathrm{PDL}}$	Input to Output Through Transparent Input or Output Latch		11.5		13		18		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches		13.5		15		20		24	ns
$t_{\rm EA}$	Input to Output Enable		13		14		19		24	ns
$t_{\rm ER}$	Input to Output Disable		13		14		19		24	ns
Input Regi	stered/Latched Mode Parameters									
$t_{ m WL}$	Clock or Latch Enable Input LOW Time <sup>[4]</sup>	2.5		3		4		5		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[4]</sup>	2.5		3		4		5		ns
$t_{IS}$	Input Register or Latch Set-Up Time	2		2		3		4		ns
$t_{\mathrm{IH}}$	Input Register or Latch Hold Time	2		2		3		4		ns
$t_{\rm ICO}$	Input Register Clock or Latch Enable to Combinatorial Output		12		14		19		24	ns
$t_{\rm ICOL}$	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		14		16		21		26	ns

## Note:

<sup>6.</sup> All AC parameters are measured with 16 outputs switching.



**CY7C371i** 

# Switching Characteristics Over the Operating Range $^{[6]}$ (continued)

		7C371	i-143	7C371	i-110		1i-83 iL-83		1i-66 iL-66	
Parameter	ter Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Reg	gistered/Latched Mode Parameters		•		•	•	•		•	
t <sub>CO</sub>	Clock or Latch Enable to Output		6		6.5		8		10	ns
$t_{S}$	Set-Up Time from Input to Clock or Latch Enable			6		8		10		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
$t_{\rm CO2}$	Output Clock or Latch Enable to Output Delay (Through Memory Array)		12		14		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	7		9		12		15		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	9		10		12		15		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$ , $1/(t_S + t_H)$ , or $1/t_{CO}$ ) <sup>[4]</sup>	143		111		83.3		66.6		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[4]</sup>	166.7		153.8		100		83.3		MHz
f <sub>MAX3</sub>	Maximum Frequency with external feedback (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH}))^{[4]}$	91		80		50		41.6		MHz
t <sub>OH</sub> -t <sub>IH</sub> 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x <sup>[4,7]</sup>	0		0		0		0		ns
Pipelined N	Mode Parameters									
$t_{ICS}$	Input Register Clock to Output Register Clock	7		9		12		15		ns
f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Least of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>IS</sub> + t <sub>IH</sub> ), or 1/t <sub>SCS</sub> )	125		111		76.9		62.5		MHz
Reset/Pres	et Parameters									
t <sub>RW</sub>	Asynchronous Reset Width <sup>[4]</sup>	8		10		15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time <sup>[4]</sup>	10		12		17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output		14		16		21		26	ns
t <sub>PW</sub>	Asynchronous Preset Width <sup>[4]</sup>	8		10		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time <sup>[4]</sup>	10		12		17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output		14		16		21		26	ns
t <sub>POR</sub>	Power-On Reset <sup>[4]</sup>		1		1		1		1	μs

Note:


7. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C371i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.




**CY7C371i** 

# **Switching Waveforms**


# **Combinatorial Output**



## **Latched Output**



# **Registered Input**









# Switching Waveforms (continued)


## **Clock to Clock**



## **Latched Input**



# **Latched Input and Output**









# Switching Waveforms (continued)

# **Asynchronous Reset**




## **Asynchronous Preset**




7c371i-14

# **Power-Up Reset Waveform**



# Output Enable/Disable



7c371i-16



**CY7C371i** 

# **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
143	CY7C371i-143AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-143JC	J67	44-Lead Plastic Leaded Chip Carrier	
110	CY7C371i-110AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-110JC	J67	44-Lead Plastic Leaded Chip Carrier	
83	CY7C371i-83AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-83JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371i-83AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371i-83JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-83AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371iL-83JC	J67	44-Lead Plastic Leaded Chip Carrier	1
	CY7C371iL-83AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371iL-83JI	J67	44-Lead Plastic Leaded Chip Carrier	
66	CY7C371i-66AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371i-66JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371i-66AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371i-66JI	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-66AC	A44	44-Lead Thin Plastic Quad Flat Pack	Commercial
	CY7C371iL-66JC	J67	44-Lead Plastic Leaded Chip Carrier	
	CY7C371iL-66AI	A44	44-Lead Thin Plastic Quad Flat Pack	Industrial
	CY7C371iL-66JI	J67	44-Lead Plastic Leaded Chip Carrier	

Document #: 38-00497


Warp2, Warp2+, Warp3, Flash370, Flash370i, ISR, and UltraLogic are trademarks of Cypress Semiconductor Corporation ABEL is a trademark of Data I/O Corporation. LOG/iC is a trademark of Isdata Corporation. CUPL is a trademark of Logical Devices Incorporated.






# **Package Diagrams**

## 44-Lead Thin Plastic Quad Flat Pack A44



## 44-Lead Plastic Leaded Chip Carrier J67



<sup>©</sup> Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.