



**UltraLogic™ 64-Macrocell Flash CPLD**

**Features**

- 64 macrocells in four logic blocks
- 32 I/O pins
- 6 dedicated inputs including 2 clock pins
- No hidden delays
- High speed
  - $f_{MAX} = 125$  MHz
  - $t_{PD} = 10$  ns
  - $t_S = 5.5$  ns
  - $t_{CO} = 6.5$  ns
- Electrically alterable Flash technology
- Available in 44-pin PLCC and CLCC packages
- Pin compatible with the CY7C371

**Functional Description**

The CY7C372 is a Flash erasable Complex Programmable Logic Device (CPLD) and is part of the FLASH370™ family of high-density, high-speed CPLDs. Like all members of the FLASH370 family, the CY7C372 is designed to bring the ease of use and high performance of the 22V10 to high-density CPLDs.


The 64 macrocells in the CY7C372 are divided between four logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix

(PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C372 is rich in I/O resources. Every two macrocells in the device feature an associated I/O pin, resulting in 32 I/O pins on the CY7C372. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C372 features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used, or the type of application, the timing parameters on the CY7C372 remain the same.




**Selection Guide**

	7C372-125	7C372-100	7C372-83	7C372-66	7C372L-66
Maximum Propagation Delay, $t_{PD}$ (ns)	10	12	15	20	20
Minimum Set-up, $t_S$ (ns)	5.5	6.0	8	10	10
Maximum Clock to Output, $t_{CO}$ (ns)	6.5	6.5	8	10	10
Maximum Supply Current, $I_{CC}$ (mA)	Commercial	280	250	250	125
	Military/Industrial			300	300

Shaded area contains preliminary information.



**Pin Configuration**



**Functional Description (continued)**

**Logic Block**

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C372 includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

*Product Term Array*

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72x86. This large array in each logic block allows for very complex functions to be implemented in a single pass through the device.

*Product Term Allocator*

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied ..... -55°C to +125°C
- Supply Voltage to Ground Potential ..... -0.5V to +7.0V
- DC Voltage Applied to Outputs in High Z State ..... -0.5V to +7.0V
- DC Input Voltage ..... -0.5V to +7.0V
- DC Program Voltage ..... 12.5V
- Output Current into Outputs ..... 16 mA
- Static Discharge Voltage (per MIL-STD-883, Method 3015) ..... >2001V

term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

*I/O Macrocell*

Half of the macrocells on the CY7C372 have separate I/O pins associated with them. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed. It also has polarity control, and two global clocks to trigger the register. The I/O macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

*Buried Macrocell*

The buried macrocell is very similar to the I/O macrocell. Again, it includes a register that can be configured as combinatorial, as a D flip-flop, a T flip-flop, or a latch. The clock for this register has the same options as described for the I/O macrocell. One difference on the buried macrocell is the addition of input register capability. The user can program the buried macrocell to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

**Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C372 to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

**Development Tools**

Development software for the CY7C372 is available from Cypress's *Warp2™* and *Warp3™* software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL™, CUPL™, and LOG/iC™. Please contact your local Cypress representative for further information.

Latch-Up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 5%
Industrial	-40°C to +85°C	5V ± 10%
Military <sup>[1]</sup>	-55°C to +125°C	5V ± 10%

**Note:**

1. T<sub>A</sub> is the "instant on" case temperature.



**Electrical Characteristics** Over the Operating Range<sup>[2]</sup>

Parameter	Description	Test Conditions		Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	I <sub>OH</sub> = -3.2 mA (Com'l/Ind)	2.4		V
			I <sub>OH</sub> = -2.0 mA (Mil)			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 16 mA (Com'l/Ind)		0.5	V
			I <sub>OL</sub> = 12 mA (Mil)			V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs <sup>[3]</sup>		2.0	7.0	V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs <sup>[3]</sup>		-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>		-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled		-50	+50	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[4, 5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.5V		-30	-90	mA
I <sub>CC</sub>	Power Supply Current <sup>[6]</sup>	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = 1 MHz, V <sub>IN</sub> = GND, V <sub>CC</sub>	Com'l		250	mA
			Com'l "L" -66		125	mA
			Com'l -125		280	mA
			Mil/Industrial		300	mA

Shaded area contains preliminary information.

**Capacitance<sup>[5]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 5.0V at f = 1 MHz	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 5.0V at f = 1 MHz	12	pF

**Endurance Characteristics<sup>[5]</sup>**

Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles

Parameter	V <sub>X</sub>	Output Waveform—Measurement Level
t <sub>ER</sub> (-)	1.5V	
t <sub>ER</sub> (+)	2.6V	
t <sub>EA</sub> (+)	1.5V	
t <sub>EA</sub> (-)	V <sub>thc</sub>	





(a) Test Waveforms

**Notes:**

- See the last page of this specification for Group A subgroup testing information.
- Tested initially and after any design or process changes that may affect these parameters.
- These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Measured with 16-bit counter programmed into each logic block.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.



**AC Test Loads and Waveforms**



**Switching Characteristics** Over the Operating Range<sup>[7]</sup>

Parameter	Description	7C372-125		7C372-100		7C372-83		7C372-66		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>Combinatorial Mode Parameters</b>										
t <sub>PD</sub>	Input to Combinatorial Output		10		12		15		20	ns
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch		13		15		18		22	ns
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches		15		16		19		24	ns
t <sub>EA</sub>	Input to Output Enable		14		16		19		24	ns
t <sub>ER</sub>	Input to Output Disable		14		16		19		24	ns
<b>Input Registered/Latched Mode Parameters</b>										
t <sub>WL</sub>	Clock or Latch Enable Input LOW Time <sup>[5]</sup>	3		3		4		5		ns
t <sub>WH</sub>	Clock or Latch Enable Input HIGH Time <sup>[5]</sup>	3		3		4		5		ns
t <sub>IS</sub>	Input Register or Latch Set-Up Time	2		2		3		4		ns
t <sub>IH</sub>	Input Register or Latch Hold Time	2		2		3		4		ns
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output		14		16		19		24	ns
t <sub>ICOL</sub>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		16		18		21		26	ns
<b>Output Registered/Latched Mode Parameters</b>										
t <sub>CO</sub>	Clock or Latch Enable to Output		6.5		6.5		8		10	ns
t <sub>S</sub>	Set-Up Time from Input to Clock or Latch Enable	5.5		6		8		10		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
t <sub>CO2</sub>	Output Clock or Latch Enable to Output Delay (Through Memory Array)		14		16		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	8		10		12		15		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	10		12		15		20		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns

Shaded area contains preliminary information.



**Switching Characteristics** Over the Operating Range<sup>[7]</sup> (continued)

Parameter	Description	7C372-125		7C372-100		7C372-83		7C372-66		Unit
								7C372L-66		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of 1/t <sub>SCS</sub> , 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[5]</sup>	125		100		83		66		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[5]</sup>	153.8		153.8		125		100		MHz
f <sub>MAX3</sub>	Maximum Frequency with External Feedback (Lesser of 1/(t <sub>CO</sub> + t <sub>S</sub> ) and 1/(t <sub>WL</sub> + t <sub>WH</sub> )) <sup>[5]</sup>	83.3		80		62.5		50		MHz
t <sub>OH</sub> -t <sub>IH</sub> 37X	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x <sup>[5, 8]</sup>	0		0		0		0		ns
<b>Pipelined Mode Parameters</b>										
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	8		10		12		15		ns
f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Least of 1/(t <sub>CO</sub> + t <sub>IS</sub> ), 1/t <sub>ICS</sub> , 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>SCS</sub> ) <sup>[5]</sup>	125		100		83.3		66.6		MHz
<b>Reset/Preset Parameters</b>										
t <sub>RW</sub>	Asynchronous Reset Width <sup>[5]</sup>	10		12		15		20		ns
t <sub>RR</sub>	Asynchronous Reset Recovery Time <sup>[5]</sup>	12		14		17		22		ns
t <sub>RO</sub>	Asynchronous Reset to Output		16		18		21		26	ns
t <sub>PW</sub>	Asynchronous Preset Width <sup>[5]</sup>	10		12		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time <sup>[5]</sup>	12		14		17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output		16		18		21		26	ns
t <sub>POR</sub>	Power-On Reset <sup>[5]</sup>		1		1		1		1	μs


Shaded area contains preliminary information.

**Note:**

- 7. All AC parameters are measured with 16 outputs switching.
- 8. This specification is intended to guarantee interface compatibility of the other members of the CY7C370 family with the CY7C372. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.

**Switching Waveforms**

**Combinatorial Output**




7c372-5




**Switching Waveforms (continued)**

**Registered Input**




7c372-6

**Registered Output**



7c372-7

**Latched Output**




7c372-8




**Switching Waveforms (continued)**

**Latched Input and Output**




7c372-9

**Clock to Clock**



7c372-10

**Latched Input**




7c372-11




Switching Waveforms (continued)

Asynchronous Reset




7c372-12

Asynchronous Preset




7c372-13

Power-Up Reset Waveform



7c372-14

Output Enable/Disable



7c372-15





**Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
125	CY7C372-125JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
100	CY7C372-100JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
83	CY7C372-83JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C372-83JI	J67	44-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C372-83YMB	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
66	CY7C372-66JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C372-66YMB	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
	CY7C372-66JI	J67	44-Lead Ceramic Leaded Chip Carrier	Industrial
	CY7C372L-66JC	J67	44-Lead Ceramic Leaded Chip Carrier	Commercial

Shaded areas contain preliminary information.

**MILITARY SPECIFICATIONS**

**Group A Subgroup Testing**

**DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3

**Switching Characteristics**

Parameter	Subgroups
t <sub>PD</sub>	9, 10, 11
t <sub>CO</sub>	9, 10, 11
t <sub>ICO</sub>	9, 10, 11
t <sub>S</sub>	9, 10, 11
t <sub>H</sub>	9, 10, 11
t <sub>IS</sub>	9, 10, 11
t <sub>IH</sub>	9, 10, 11
t <sub>ICS</sub>	9, 10, 11


Document #: 38-00213-C

*Warp2*, *Warp2+*, *Warp3*, UltraLogic, and FLASH370 are trademarks of Cypress Semiconductor Corporation.  
 ABEL is a trademark of Data I/O Corporation.  
 LOG/iC is a trademark of Isdata Corporation.  
 CUPL is a trademark of Logical Devices Incorporated.



Package Diagrams

44-Lead Plastic Leaded Chip Carrier J67



44-Pin Ceramic Leaded Chip Carrier Y67

