

ADVANCED INFORMATION CY7C372i

UltraLogic™ 64-Macrocell Flash CPLD

Features

- 64 macrocells in four logic blocks
- 32 I/O pins
- 6 dedicated inputs including 2 clock pins
- In-System Reprogrammable (ISR™)
 Flash technology
 - JTAG interface
- No hidden delays
- High speed
 - $f_{MAX} = 125 \text{ MHz}$
 - $-t_{PD} = 10 \text{ ns}$
 - $-t_S = 5.5 \text{ ns}$
 - $-t_{CO} = 6.5 \text{ ns}$
- Fully PCI compliant
- Available in 44-pin PLCC and CLCC packages
- Pin compatible with the CY7C371i

Functional Description

The CY7C372i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the

FLASH370i [™] family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C372i is designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic FLASH370i devices, the CY7C372i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The Cypress ISR function is implemented through a 4-pin serial interface. Data is shifted in and out through the SDI and SDO pins, respectively, using the programming voltage pin (VPP). These pins are dual function, providing a pin-compatible upgrade to earlier versions of FLASH370™ devices. Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.


The 64 macrocells in the CY7C372i are divided between four logic blocks. Each logic

block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C372i is rich in I/O resources. Every two macrocells in the device feature an associated I/O pin, resulting in 32 I/O pins on the CY7C372i. In addition, there are four dedicated inputs and two input/clock pins.

Finally, the CY7C372i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used. or the type of application, the timing parameters on the CY7C372i remain the same.



Selection Guide

	7C372i-125	7C372i-100	7C372i-83	7C372i-66	7C372iL-66	
Maximum Propagation Delay, t _{PD} (ns)		10	12	15	20	20
Minimum Set-up, t _S (ns)		5.5	6.0	8	10	10
Maximum Clock to Output, t _{CO} (ns)		6.5	6.5	8	10	10
Maximum Supply Current, I _{CC} (mA)	Commercial	280	250	250	250	125
Current, ICC (mA)	Military/Industrial			300	300	

Cypress Semiconductor Corporation

3901 North First Street

San Jose


CA 95134

● 408−943−2600

ADVANCED INFORMATION



Pin Configuration



Functional Description (continued)

Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C372i includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72×86 . This large array in each logic block allows for very complex functions to be implemented in a single pass through the device.

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 PLDs. Note that product term allocation is handled by software and is invisible to the user.

I/O Macrocell

Half of the macrocells on the CY7C372i have separate I/O pins associated with them. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed. It also has polarity control, and two global clocks to trigger the register. The I/O macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Buried Macrocell

The buried macrocell is very similar to the I/O macrocell. Again, it includes a register that can be configured as combinatorial, as a D flip-flop, a T flip-flop, or a latch. The clock for this register has the same options as described for the I/O macrocell. One difference on the buried macrocell is the addition of input register capability. The user can program the buried macrocell to act as an input register (D-type or latch) whose input comes from the I/O pin associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C372i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Development Tools

Development software for the CY7C372i is available from Cypress's $Warp2^{\mathbb{T}}$, $Warp2^{\mathbb{T}}$ and $Warp3^{\mathbb{T}}$ software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL , CUPL, and LOG/iC. Please contact your local Cypress representative for further information.

Latch-Up Current >200 mA

Operating Range

Range	Ambient Temperature	$ m v_{cc}$
Commercial	0°C to +70°C	5V ± 5%
Industrial	−40°C to +85°C	5V ± 10%
Military ^[1]	−55°C to +125°C	5V ± 10%

Note

1. T_A is the "instant on" case temperature.



ADVANCED INFORMATION

Electrical Characteristics Over the Operating Range^[2]

Parameter	Description		Test Conditions		Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA (Com'l/Ind)}$		2.4		V
			$I_{OH} = -2.0 \text{ mA (Mil)}$				V
V_{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 16 \text{ mA (Com'l/I)}$	nd)		0.5	V
			$I_{OL} = 12 \text{ mA (Mil)}$				V
V_{IH}	Input HIGH Voltage	Guaranteed In	nput Logical HIGH Volta	ge for all Inputs ^[3]	2.0	7.0	V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs ^[3]				0.8	V
I_{IX}	Input Load Current	$GND \leq V_{I} \leq V_{CC}$				+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled				+50	μΑ
I_{OS}	Output Short Circuit Current ^[4, 5]	$V_{CC} = Max.,$	$V_{CC} = Max., V_{OUT} = 0.5V$			- 160	mA
I_{CC}	Power Supply Current [6]	$V_{CC} = Max.,$ $f = 1 \text{ mHz}, V_1$	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$ $f = 1 \text{ mHz}, V_{IN} = GND, V_{CC}$			250	mA
				Com'l "L" –66		125	mA
				Com'l -125		280	mA
				Mil/Industrial		300	mA

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 5.0V$ at $f=1$ MHz	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 5.0V$ at $f = 1$ MHz	12	pF

Endurance Characteristics^[5]

Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles

- See the last page of this specification for Group A subgroup testing in-
- These are absolute values with respect to device ground. All over-
- shoots due to system or tester noise are included.

 Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. $V_{OUT} = 0.5V$ has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- Meaured with 16-bit counter programmed into each logic block.


7c372i-4

ADVANCED INFORMATION

(c)



AC Test Loads and Waveforms



Parameter	$V_{\mathbf{X}}$	Output Waveform—Measurement Level			
t _{ER (-)}	1.5V	$V_{OH} \longrightarrow V_{X}$			
t _{ER (+)}	2.6V	$V_{\rm OL}$ 0.5V $V_{\rm X}$			
t _{EA (+)}	1.5V	V _X 0.5V V _{OH}			
t _{EA (-)}	V _{thc}	$V_X \longrightarrow V_{OL}$			

(d) Test Waveforms

Switching Characteristics Over the Operating Range^[7]

		7C372i-125 7C372i-100		7C37	7C372i-66 7C372iL-66					
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	rial Mode Parameters									
t _{PD}	Input to Combinatorial Output		10		12		15		20	ns
t _{PDL}	Input to Output Through Transparent Input or Output Latch		13		15		18		22	ns
t _{PDLL}	Input to Output Through Transparent Input and Output Latches		15		16		19		24	ns
$t_{\rm EA}$	Input to Output Enable		14		16		19		24	ns
t _{ER}	Input to Output Disable		14		16		19		24	ns
Input Regi	stered/Latched Mode Parameters									
$t_{ m WL}$	Clock or Latch Enable Input LOW Time ^[5]	3		3		4		5		ns
t_{WH}	Clock or Latch Enable Input HIGH Time ^[5]	3		3		4		5		ns
t _{IS}	Input Register or Latch Set-Up Time	2		2		3		4		ns
t _{IH}	Input Register or Latch Hold Time	2		2		3		4		ns
$t_{\rm ICO}$	Input Register Clock or Latch Enable to Combinatorial Output		14		16		19		24	ns
t _{ICOL}	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		16		18		21		26	ns

Note:

^{7.} All AC parameters are measured with 16 outputs switching.



ADVANCED INFORMATION

CY7C372i

Switching Characteristics Over the Operating Range^[7] (continued)

		7C372	i-125	7C372	2i-100	7C372i-83		7C372i-66 7C372iL-66		
Parameter	^		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Re	gistered/Latched Mode Parameters				•				•	
t _{CO}	Clock or Latch Enable to Output		6.0		6.5		8		10	ns
t_{S}	Set-Up Time from Input to Clock or Latch Enable	5.5		6		8		10		ns
t _H	Register or Latch Data Hold Time	0		0		0		0		ns
t _{CO2}	Output Clock or Latch Enable to Output Delay (Through Memory Array)		14		16		19		24	ns
t _{SCS}	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	8		10		12		15		ns
t_{SL}	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch En- able	10		12		15		20		ns
t _{HL}	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable			0		0		0		ns
f _{MAX1}	Maximum Frequency with Internal Feedback in Output Registered Mode (Least of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO})^{[5]}$	125		100		83		66		MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_S + t_H)$, or $1/t_{CO})^{[5]}$	153.8		153.8		125		100		MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH}))^{[5]}$	83.3		80		62.5		50		MHz
t _{OH} -t _{IH} 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x ^[5, 8]	0		0		0		0		ns
Pipelined I	Mode Parameters									
t _{ICS}	Input Register Clock to Output Register Clock	8		10		12		15		ns
f _{MAX4}	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS})^{[5]}$	125		100		83.3		66.6		MHz
Reset/Pres	et Parameters									
t _{RW}	Asynchronous Reset Width ^[5]	10		12		15		20		ns
t _{RR}	Asynchronous Reset Recovery Time ^[5]	12		14		17		22		ns
t _{RO}	Asynchronous Reset to Output		16		18		21		26	ns
t_{PW}	Asynchronous Preset Width ^[5]	10		12		15		20		ns
t _{PR}	Asynchronous Preset Recovery Time ^[5]	12		14		17		22		ns
t _{PO}	Asynchronous Preset to Output		16		18		21		26	ns
t _{POR}	Power-On Reset ^[5]		1		1		1		1	μs

Note:
8. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C372i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.



CY7C372i


7c372i-7



Switching Waveforms

LATCHED OUTPUT

Combinatorial Output






CY7C372i





Switching Waveforms (continued)

Registered Input




Clock to Clock





7c372i-9

Latched Input




7c372i-10




Switching Waveforms (continued)


Latched Input and Output



Asynchronous Reset



Asynchronous Preset






CY7C372i




Switching Waveforms (continued)

Power-Up Reset Waveform



Output Enable/Disable



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
125	CY7C372i-125JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
100	CY7C372i-100JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
83	CY7C372i-83JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C372i-83JI	J67	44-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C372i-83YMB	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
66	CY7C372i-66JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C372i-66YMB	Y67	44-Lead Ceramic Leaded Chip Carrier	Military
	CY7C372i-66JI	J67	44-Lead Ceramic Leaded Chip Carrier	Industrial
66	CY7C372iL-66JC	J67	44-Lead Ceramic Leaded Chip Carrier	Commercial

MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
$V_{ m OL}$	1, 2, 3
V_{IH}	1, 2, 3
$ m V_{IL}$	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I_{CC}	1, 2, 3

Document #: 38-00498

Switching Characteristics

Parameter	Subgroups
t _{PD}	9, 10, 11
t_{CO}	9, 10, 11
$t_{\rm ICO}$	9, 10, 11
t_{S}	9, 10, 11
t _H	9, 10, 11
t _{IS}	9, 10, 11
t_{IH}	9, 10, 11
t_{ICS}	9, 10, 11

ISR, UltraLogic FLASH370, FLASH370i, *Warp2*, *Warp2*+, and *Warp3* are trademarks of Cypress Semiconductor Corporation. ABEL is a trademark of Data I/O Corporation.


LOG/iC is a trademark of Isdata Corporation.

CUPL is a trademark of Logical Devices Incorporated.




Package Diagrams

44-Lead Plastic Leaded Chip Carrier J67



44-Pin Ceramic Leaded Chip Carrier Y67



[©] Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.