

UltraLogic[™] 64-Macrocell Flash CPLD

Features

- 64 macrocells in four logic blocks
- 64 I/O pins
- 6 dedicated inputs including 4 clock pins
- No hidden delays
- High speed
 - $-\mathbf{f}_{\mathbf{MAX}} = 125 \,\mathbf{MHz}$
 - $-t_{PD} = 10 \text{ ns}$
 - $-t_S = 5.5 \text{ ns}$
 - $-t_{\rm CO} = 6.5 \, \rm ns$
- Electrically alterable Flash technology
- Available in 84-pin PLCC and 100-pin TQFP packages
- Pin compatible with the CY7C374

Functional Description

The CY7C373 is a Flash erasable Complex Programmable Logic Device (CPLD) and is part of the FLASH370[™] family of high-density, high-speed CPLDs. Like all members of the FLASH370 family, the CY7C373 is designed to bring the ease of use and high performance of the 22V10 to high-density CPLDs.


The 64 macrocells in the CY7C373 are divided between four logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix

(PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370 family, the CY7C373 is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 64 I/O pins on the CY7C373. In addition, there are two dedicated inputs and four input/clock pins.

Finally, the CY7C373 features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C373 remain the same.



Selection Guide


| | | 7C373-125 | 7C373-100 | 7C373-83 | 7C373-66 | 7C373L-66 |
|-------------------------------------|---|-----------|-----------|----------|----------|-----------|
| Maximum Propagation Delay (ns) | | 10 | 12 | 15 | 20 | 20 |
| Minimum Set-up, t _S (ns) | | 5.5 | 6 | 8 | 10 | 10 |
| Maximum Clock to Output, | Maximum Clock to Output, t _{CO} (ns) | | 6.5 | 8 | 10 | 10 |
| Maximum Supply | Commercial | 280 | 250 | 250 | 250 | 125 |
| Current, I _{CC} (mA) | Industrial | | | 300 | 300 | |

Shaded area contains preliminary information




Pin Configurations

PLCC Top View









Functional Description (continued)

Logic Block

The number of logic blocks distinguishes the members of the FLASH370 family. The CY7C373 includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370 logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product term resources to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370 CPLDs. Note that the product term allocator is handled by software and is invisible to the user.

I/O Macrocell

Each of the macrocells on the CY7C373 has a separate I/O pin associated with it. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C373 to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Development Tools

Development software for the CY7C373 is available from Cypress's $Warp2^{\text{TM}}$, $Warp2^{\text{TM}}$, and $Warp3^{\text{TM}}$ software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL, CUPL, and LOG/iC. Please contact your local Cypress representative for further information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

| Storage Temperature $\dots -65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ |
|---|
| Ambient Temperature with Power Applied55°C to +125°C |
| Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$ |
| DC Voltage Applied to Outputs in High Z State $\dots -0.5V$ to $+7.0V$ |
| DC Input Voltage0.5V to +7.0V |
| DC Program Voltage |
| Output Current into Outputs |
| Static Discharge Voltage |
| Latch-Up Current |

Operating Range

| Range | Ambient Temperature | $ m v_{cc}$ |
|------------|------------------------|--------------|
| Commercial | 0°C to +70°C | $5V \pm 5\%$ |
| Industrial | −40°C to +85°C | 5V ± 10% |





Electrical Characteristics Over the Operating Range

| Parameter | Description | | | Min. | Max. | Unit | |
|-------------------|---|---|--------------------------------------|-----------------------|------|------|----|
| V_{OH} | Output HIGH Voltage | $V_{CC} = Min.$ | $I_{OH} = -3.2 \text{ mA (Com'l/Ir}$ | ıd) | 2.4 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = Min.$ | $I_{OL} = 16 \text{ mA (Com'l/Ind)}$ | | | 0.5 | V |
| V_{IH} | Input HIGH Voltage | Guaranteed Input L | ogical HIGH Voltage for all | Inputs ^[1] | 2.0 | 7.0 | V |
| V_{IL} | Input LOW Voltage | Guaranteed Input L | -0.5 | 0.8 | V | | |
| I_{IX} | Input Load Current | $GND \leq V_I \leq V_{CC}$ | -10 | +10 | μΑ | | |
| I_{OZ} | Output Leakage Current | $GND \leq V_O \leq V_{CC}$ | -50 | +50 | μΑ | | |
| I_{OS} | Output Short Circuit Current ^[2, 3] | $V_{CC} = Max., V_{OUT}$ | -30 | -90 | mA | | |
| I_{CC} | Power Supply Current ^[4] | V_{CC} = Max., I_{OUT} f = 1 mHz, V_{IN} = C | = 0 mA, | Com'l | | 250 | mA |
| | | $t = 1 \text{ mHz}, V_{IN} = GND, V_{CC}$ | | Com'l "L",-66 | | 125 | mA |
| | | | | Com'l -125 | | 280 | mA |
| | | | | Industrial | | 300 | mA |

Shaded area contains preliminary information

Capacitance^[3]

| Parameter | Description Test Conditions | | | Unit |
|-----------|-----------------------------|---------------------------------|----|------|
| C_{IN} | Input Capacitance | $V_{IN} = 5.0V$ at $f=1$ MHz | 10 | pF |
| C_{OUT} | Output Capacitance | $V_{OUT} = 5.0V$ at $f = 1$ MHz | 12 | pF |

Endurance Characteristics[3]

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
|-----------|------------------------------|-------------------------------|------|------|--------|
| N | Minimum Reprogramming Cycles | Normal Programming Conditions | 100 | | Cycles |

| Parameter | V_X | Output Waveform—Measurement Level |
|---------------------|------------------|--|
| t _{ER (-)} | 1.5V | $V_{OH} \longrightarrow V_{X}$ |
| t _{ER (+)} | 2.6V | $V_{\rm OL}$ 0.5V $V_{\rm X}$ |
| t _{EA (+)} | 1.5V | V_X 0.5 V V_{OH} |
| t _{EA (-)} | V _{thc} | $V_{\rm X}$ 0.5V \bullet |


(a) Test Waveforms

Notes:

- 1. These are absolute values with respect to device ground. All over-shoots due to system or tester noise are included.
- 2. Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. $V_{\rm OUT} = 0.5 \rm V$ has been chosen to avoid test problems caused by tester ground degradation.
- 3. Tested initially and after any design or process changes that may affect these parameters.
- 4. Measured with 16-bit counter programmed into each logic block.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[5]

| | | | | | | | 7C373-66 | | | |
|--------------------|---|-------|-------|-------|-------|------|----------|-------|-------|------|
| | | 7C373 | 3-125 | 7C373 | 3-100 | 7C37 | 3-83 | 7C373 | 3L-66 | 1 |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Combinato | orial Mode Parameters | | | | | | | | | |
| t_{PD} | Input to Combinatorial Output | | 10 | | 12 | | 15 | | 20 | ns |
| t_{PDL} | Input to Output Through Transparent Input or Output Latch | | 13 | | 15 | | 18 | | 22 | ns |
| t _{PDLL} | Input to Output Through Transparent Input and Output Latches | | 15 | | 16 | | 19 | | 24 | ns |
| $t_{\rm EA}$ | Input to Output Enable | | 14 | | 16 | | 19 | | 24 | ns |
| t _{ER} | Input to Output Disable | | 14 | | 16 | | 19 | | 24 | ns |
| Input Regi | stered/Latched Mode Parameters | | | | | | | | | |
| t_{WL} | Clock or Latch Enable Input LOW Time ^[3] | 3 | | 3 | | 4 | | 5 | | ns |
| $t_{ m WH}$ | Clock or Latch Enable Input HIGH Time ^[3] | 3 | | 3 | | 4 | | 5 | | ns |
| t _{IS} | Input Register or Latch Set-Up Time | 2 | | 2 | | 3 | | 4 | | ns |
| t _{IH} | Input Register or Latch Hold Time | 2 | | 2 | | 3 | | 4 | | ns |
| $t_{\rm ICO}$ | Input Register Clock or Latch Enable to Combinatorial Output | | 14 | | 16 | | 19 | | 24 | ns |
| $t_{\rm ICOL}$ | Input Register Clock or Latch Enable to Output Through Transparent Output Latch | | 16 | | 18 | | 21 | | 26 | ns |
| Output Re | gistered/Latched Mode Parameters | | • | • | • | • | • | | | |
| t_{CO} | Clock or Latch Enable to Output | | 6.5 | | 6.5 | | 8 | | 10 | ns |
| t _S | Set-Up Time from Input to Clock or Latch Enable | 5.5 | | 6 | | 8 | | 10 | | ns |
| t _H | Register or Latch Data Hold Time | 0 | | 0 | | 0 | | 0 | | ns |
| $t_{\rm CO2}$ | Output Clock or Latch Enable to Output Delay (Through Memory Array) | | 14 | | 16 | | 19 | | 24 | ns |
| t _{SCS} | Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array) | 8 | | 10 | | 12 | | 15 | | ns |
| $t_{\rm SL}$ | Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable | 10 | | 12 | | 15 | | 20 | | ns |
| t _{HL} | Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable | 0 | | 0 | | 0 | | 0 | | ns |
| f _{MAX1} | Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO}$) ^[3] | 125 | | 100 | | 83 | | 66 | | MHz |

Shaded area contains preliminary information





Switching Characteristics Over the Operating Range^[5] (continued)

| | | | | | | | | 7C37 | 3-66 | |
|---|---|-----------|-------|-----------|-------|------|------|-------|-------|------|
| | | 7C373 | 3-125 | 7C373 | 3-100 | 7C37 | 3-83 | 7C373 | 3L-66 | 1 |
| Parameter | Description | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| f _{MAX2} | Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of $1/(t_{WL} + t_{WH})$, $1/(t_{S} + t_{H})$, or $1/t_{CO})^{[3]}$ | 153. 8 | | 153. 8 | | 125 | | 100 | | MHz |
| f _{MAX3} | Maximum Frequency of (2) CY7C373s with External Feedback (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH}))^{[3]}$ | 83.3 | | 80 | | 62.5 | | 50 | | MHz |
| t _{OH} -t _{IH} 37x | Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x ^[3, 6] | 0 | | 0 | | 0 | | 0 | | ns |
| Pipelined I | Mode Parameters | | | | | | | | | |
| t _{ICS} | Input Register Clock to Output Register Clock | 8 | | 10 | | 12 | | 15 | | ns |
| f _{MAX4} | Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS})^{[3]}$ | 125 | | 83.3 | | 66.6 | | 50.0 | | MHz |
| Reset/Pres | et Parameters | | | | | | | | | |
| t _{RW} | Asynchronous Reset Width ^[3] | 10 | | 12 | | 15 | | 20 | | ns |
| t _{RR} | Asynchronous Reset Recovery Time ^[3] | 12 | | 14 | | 17 | | 22 | | ns |
| t _{RO} | Asynchronous Reset to Output | | 16 | | 18 | | 21 | | 26 | ns |
| t_{PW} | Asynchronous Preset Width ^[3] | 10 | | 12 | | 15 | | 20 | | ns |
| t _{PR} | Asynchronous Preset Recovery Time ^[3] | 12 | | 14 | | 17 | | 22 | | ns |
| t _{PO} | Asynchronous Preset to Output | | 16 | | 18 | | 21 | | 26 | ns |
| t _{POR} | Power-On Reset ^[3] | | 1 | | 1 | | 1 | | 1 | μs |


Shaded area contains preliminary information.

<sup>Note:
5. All AC parameters are measured with 16 outputs switching.
6. This specification is intended to guarantee interface compatibility of the other members of the CY7C370 family with the CY7C373. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.</sup>




Switching Waveforms


Combinatorial Output



Registered Output




Latched Output







Switching Waveforms (continued)

Registered Input




Clock to Clock





7C373-10


Latched Input






Switching Waveforms (continued)


Latched Input and Output



Asynchronous Reset



Asynchronous Preset




7C373-16




Switching Waveforms (continued)

Power-Up Reset Waveform



Output Enable/Disable



Ordering Information

| Speed (MHz) | Ordering Code | Package Type | Package Type | Operating Range |
|----------------|---------------|-----------------|-------------------------------------|--------------------|
| 125 | CY7C373-125AC | A100 | 100-Pin Thin Quad Flatpack | Commercial |
| | CY7C373-125JC | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| 100 | CY7C373-100AC | A100 | 100-Pin Thin Quad Flatpack | Commercial |
| | CY7C373-100JC | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| 83 | CY7C373-83AC | A100 | 100-Pin Thin Quad Flatpack | Commercial |
| | CY7C373-83JC | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| | CY7C373-83AI | A100 | 100-Pin Thin Quad Flatpack | Industrial |
| | CY7C373-83JI | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| 66 | CY7C373-66AC | A100 | 100-Pin Thin Quad Flatpack | Commercial |
| | CY7C373-66JC | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| | CY7C373-66AI | A100 | 100-Pin Thin Quad Flatpack | Industrial |
| | CY7C373-66JI | J83 | 84-Lead Plastic Leaded Chip Carrier | |
| | CY7C373L-66JC | J83 | 84-Lead Plastic Leaded Chip Carrier | Commercial |

Shaded area contains preliminary information


Document #: 38-00216-C


UltraLogic, Flash370, *Warp2*, *Warp2*+, and *Warp3* are trademarks of Cypress Semiconductor Corporation. ABEL is a trademark of Data I/O Corporation. LOG/iC is a trademark of Isdata Corporation. CUPL is a trademark of Logical Devices Incorporated.



Package Diagrams

100-Pin Thin Quad Flat Pack A100









Package Diagrams (continued)

84-Pin Grid Array (Cavity Up) G84




84-Lead Plastic Leaded Chip Carrier J83





Package Diagrams (continued)

84-Pin Ceramic Leaded Chip Carrier Y84



[©] Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.