

# ADVANCED INFORMATION CY7C373i

# UltraLogic™ 64-Macrocell Flash CPLD

## **Features**

- 64 macrocells in four logic blocks
- 64 I/O pins
- 6 dedicated inputs including 4 clock pins
- In-System Reprogrammable (ISR™) Flash technology
  - JTAG interface
- No hidden delays
- High speed
  - $-f_{MAX} = 125 \text{ MHz}$
  - $-t_{PD} = 10 \text{ ns}$
  - $-t_S = 5.5 \text{ ns}$
  - $-t_{CO} = 6.5 \text{ ns}$
- Fully PCI compliant
- Available in 84-pin PLCC and 100-pin TQFP packages
- Pin compatible with the CY7C374i

## **Functional Description**

The CY7C373i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the

FLASH370i <sup>™</sup> family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C373i is designed to bring the ease of use and high performance of the 22V10, as well as PCI Local Bus Specification support, to high-density CPLDs.

Like all of the UltraLogic FLASH370i devices, the CY7C373i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows, thereby reducing costs. The Cypress ISR function is implemented through a 4-pin serial interface. Data is shifted in and out through the SDI and SDO pins, respectively, using the programming voltage pin (VPP). These pins are dual function, providing a pin-compatible upgrade to earlier versions of FLASH370™ devices. Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.


The 64 macrocells in the CY7C373i are divided between four logic blocks. Each logic

block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C373i is rich in I/O resources. Every macrocell in the device features an associated I/O pin, resulting in 64 I/O pins on the CY7C373i. In addition, there are two dedicated inputs and four input/clock pins.

Finally, the CY7C373i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C373i remain the same.



#### **Selection Guide**

		7C373i-125	7C373i-100	7C373i-83	7C373i-66	7C373iL-66
Maximum Propagation Delay (ns)		10	12	15	20	20
Minimum Set-up, t <sub>S</sub> (ns)		5.5	6.0	8	10	10
Maximum Clock to Output,	Maximum Clock to Output, t <sub>CO</sub> (ns)		6.5	8	10	10
Maximum Supply	Commercial	280	250	250	250	125
Current, I <sub>CC</sub> (mA)	Industrial			300	300	

**Cypress Semiconductor Corporation** 

3901 North First Street


San Jose


CA 95134

408-943-2600



## **Pin Configurations**







## Functional Description (continued)

#### Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C373i includes four logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

## Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72 x 86. This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

#### Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product term resources to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that the product term allocator is handled by software and is invisible to the user.

#### I/O Macrocell

Each of the macrocells on the CY7C373i has a separate I/O pin associated with it. In other words, each I/O pin is shared by two macrocells. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

#### **Programmable Interconnect Matrix**

The Programmable Interconnect Matrix (PIM) connects the four logic blocks on the CY7C373i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

#### **Development Tools**

Development software for the CY7C373i is available from Cypress's  $Warp2^{\text{TM}}$ ,  $Warp2^{\text{TM}}$ , and  $Warp3^{\text{TM}}$  software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL, CUPL, and LOG/iC. Please contact your local Cypress representative for further information.

## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature $\dots -65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential $-0.5V$ to $+7.0V$
DC Voltage Applied to Outputs in High Z State $\dots -0.5V$ to $+7.0V$
DC Input Voltage $-0.5$ V to $+7.0$ V
DC Program Voltage
Output Current into Outputs 16 mA
Static Discharge Voltage
Latch-Up Current

## **Operating Range**

Range	Ambient Temperature	$v_{cc}$
Commercial	0°C to +70°C	5V ± 5%
Industrial	−40°C to +85°C	5V ± 10%



# ADVANCED INFORMATION

**CY7C373i** 

# Electrical Characteristics Over the Operating Range

Parameter	Description		<b>Test Conditions</b>	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA (Com'l)}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 16 \text{ mA (Com'l/In}$	d)		0.5	V
$V_{\mathrm{IH}}$	Input HIGH Voltage	Guaranteed I	nput Logical HIGH Voltag	ge for all Inputs <sup>[1]</sup>	2.0	7.0	V
$V_{\rm IL}$	Input LOW Voltage	Guaranteed I	nput Logical LOW Voltag	-0.5	0.8	V	
$I_{IX}$	Input Load Current	$GND \le V_I \le V_{CC}$				+10	μΑ
$I_{OZ}$	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled				+50	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[2,3]</sup>	$V_{CC} = Max., V_{OUT} = 0.5V$				-160	mA
$I_{CC}$	Power Supply Current <sup>[4]</sup>	$V_{CC} = Max.,$	= Max., $I_{OUT} = 0$ mA, Com'l mHz, $V_{IN} = GND$ , $V_{CC}$			250	mA
		$I = I \text{ mHz}, V_{\text{IN}} = \text{GND}, V_{\text{CC}}$ Com'l "L", -66			125	mA	
			Ī			280	mA
				Industrial		300	mA

# Capacitance<sup>[3]</sup>

Parameter	Parameter Description Test Conditions		Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 5.0V$ at $f=1$ MHz	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 5.0V$ at $f = 1$ MHz	12	pF

## **Endurance Characteristics**[3]


Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles

## **Notes:**

- 1. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V<sub>OUT</sub> = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- 4. Measured with 16-bit counter programmed into each logic block.



## **AC Test Loads and Waveforms**



Parameter	$V_{\mathbf{X}}$	Output Waveform—Measurement Level					
t <sub>ER (-)</sub>	1.5V	$V_{OH} \longrightarrow V_{X}$					
t <sub>ER (+)</sub>	2.6V	$V_{OL} \xrightarrow{0.5V} V_{X}$					
t <sub>EA (+)</sub>	1.5V	V <sub>X</sub> 0.5V V <sub>OH</sub>					
t <sub>EA (-)</sub>	V <sub>thc</sub>	$V_X = V_{OL}$					

(d) Test Waveforms

# Switching Characteristics Over the Operating Range<sup>[5]</sup>

		7C373	i-125	7C373i-100		7C373i-83			3i-66 siL-66		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
Combinato	rial Mode Parameters	•	•	•	•	•	•	•	•	•	
$t_{\mathrm{PD}}$	Input to Combinatorial Output		10		12		15		20	ns	
t <sub>PDL</sub>	Input to Output Through Transparent Input or Output Latch		13		15		18		22	ns	
t <sub>PDLL</sub>	Input to Output Through Transparent Input and Output Latches		15		16		19		24	ns	
$t_{\rm EA}$	Input to Output Enable		14		16		19		24	ns	
t <sub>ER</sub>	Input to Output Disable		14		16		19		24	ns	
Input Regi	stered/Latched Mode Parameters										
$t_{ m WL}$	Clock or Latch Enable Input LOW Time <sup>[3]</sup>	3		3		4		5		ns	
$t_{ m WH}$	Clock or Latch Enable Input HIGH Time <sup>[3]</sup>	3		3		4		5		ns	
$t_{IS}$	Input Register or Latch Set-Up Time	2		2		3		4		ns	
$t_{\mathrm{IH}}$	Input Register or Latch Hold Time	2		2		3		4		ns	
t <sub>ICO</sub>	Input Register Clock or Latch Enable to Combinatorial Output		14		16		19		24	ns	
t <sub>ICOL</sub>	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		16		18		21		26	ns	

#### Note:

<sup>5.</sup> All AC parameters are measured with 16 outputs switching.



# ADVANCED INFORMATION

**CY7C373i** 

# **Switching Characteristics** Over the Operating Range<sup>[5]</sup> (continued)


			i-125	7C373	i-100	7C373i-83		7C373i-66 7C373iL-66		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Re	gistered/Latched Mode Parameters									
$t_{CO}$	Clock or Latch Enable to Output		6.5		6.5		8		10	ns
$t_{S}$	Set-Up Time from Input to Clock or Latch Enable	5.5		6		8		10		ns
t <sub>H</sub>	Register or Latch Data Hold Time	0		0		0		0		ns
$t_{\rm CO2}$	Output Clock or Latch Enable to Output Delay (Through Memory Array)		14		16		19		24	ns
t <sub>SCS</sub>	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	8		10		12		15		ns
t <sub>SL</sub>	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	10		12		15		20		ns
t <sub>HL</sub>	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		0		ns
f <sub>MAX1</sub>	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$ , $1/(t_S + t_H)$ , or $1/t_{CO})^{[3]}$	125		100		83		66		MHz
f <sub>MAX2</sub>	Maximum Frequency Data Path in Output Registered/Latched Mode (Lesser of 1/(t <sub>WL</sub> + t <sub>WH</sub> ), 1/(t <sub>S</sub> + t <sub>H</sub> ), or 1/t <sub>CO</sub> ) <sup>[3]</sup>	153.8		153.8		125		100		MHz
f <sub>MAX3</sub>	Maximum Frequency of (2) CY7C373is with External Feedback (Lesser of $1/(t_{CO} + t_S)$ and $1/(t_{WL} + t_{WH}))^{[3]}$	83.3		80		62.5		50		MHz
t <sub>OH</sub> -t <sub>IH</sub> 37x	Output Data Stable from Output clock Minus Input Register Hold Time for 7C37x <sup>[3, 6]</sup>	0		0		0		0		ns
Pipelined I	Mode Parameters	•	•	•	•	•	•	•	•	
t <sub>ICS</sub>	Input Register Clock to Output Register Clock	8		10		12		15		ns
f <sub>MAX4</sub>	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$ , $1/t_{ICS}$ , $1/(t_{WL} + t_{WH})$ , $1/(t_{IS} + t_{IH})$ , or $1/t_{SCS})^{[3]}$	125		83.3		66.6		50.0		MHz
Reset/Pres	et Parameters									
t <sub>RW</sub>	Asynchronous Reset Width <sup>[3]</sup>	10		12		15		20		ns
$t_{RR}$	Asynchronous Reset Recovery Time <sup>[3]</sup>	12		14		17		22		ns
$t_{RO}$	Asynchronous Reset to Output		16		18		21		26	ns
t <sub>PW</sub>	Asynchronous Preset Width <sup>[3]</sup>	10		12		15		20		ns
t <sub>PR</sub>	Asynchronous Preset Recovery Time <sup>[3]</sup>	12		14		17		22		ns
t <sub>PO</sub>	Asynchronous Preset to Output		16		18		21		26	ns
t <sub>POR</sub>	Power-On Reset <sup>[3]</sup>		1		1		1		1	μs

Note:
6. This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C373i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.




# **Switching Waveforms**


## **Combinatorial Output**



## **Registered Output**




## **Latched Output**







# Switching Waveforms (continued)

## **Registered Input**




## **Clock to Clock**





7C373i-10


## **Latched Input**






# Switching Waveforms (continued)


## **Latched Input and Output**



## **Asynchronous Reset**



## **Asynchronous Preset**






# Switching Waveforms (continued)

# Power-Up Reset Waveform - V<sub>CC</sub> 90% POWER SUPPLY VOLTAGE 10% $t_{POR}$ REGISTERED ACTIVE LOW OUTPUTS **CLOCK**

 $t_{POR} MAX = 1 \ \mu s$ 

## Output Enable/Disable



7C373i-16

7C373i-15

# **Ordering Information**

Speed (MHz)	Ordering Code	Package Type	Package Type	Operating Range
125	CY7C373i-125AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-125JC	J83	84-Lead Plastic Leaded Chip Carrier	
100	CY7C373i-100AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-100JC	J83	84-Lead Plastic Leaded Chip Carrier	
83	CY7C373i-83AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-83JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-83AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-83JI	J83	84-Lead Plastic Leaded Chip Carrier	
66	CY7C373i-66AC	A100	100-Pin Thin Quad Flatpack	Commercial
	CY7C373i-66JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C373i-66AI	A100	100-Pin Thin Quad Flatpack	Industrial
	CY7C373i-66JI	J83	84-Lead Plastic Leaded Chip Carrier	
66	CY7C373iL-66JC	J83	84-Lead Plastic Leaded Chip Carrier	Commercial


Document #: 38-00495


FLASH370, FLASH370i, ISR,UltraLogic, *Warp2*, *Warp2*+, and *Warp3* are trademarks of Cypress Semiconductor Corporation. ABEL is a trademark of Data I/O Corporation. LOG/iC is a trademark of Isdata Corporation. CUPL is a trademark of Logical Devices Incorporated.




## **Package Diagrams**

## 100-Pin Thin Quad Flat Pack A100





## 84-Lead Plastic Leaded Chip Carrier J83



<sup>©</sup> Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.