

ADVANCED INFORMATION

CY7C374i

Features

- 128 macrocells in eight logic blocks
- 64 I/O pins
- 6 dedicated inputs including 4 clock pins
- In-System Reprogrammable (ISR™) Flash technology
 - JTAG interface
- No hidden delays
- High speed
 - $-f_{MAX} = 100 \text{ MHz}$
 - $-t_{PD} = 12 \text{ ns}$
 - $-t_S = 6 \text{ ns}$
 - $-t_{CO} = 7 \text{ ns}$
- Fully PCI compliant
- Available in 84-pin PLCC, 84-pin CLCC, and 100-pin TQFP packages
- Pin compatible with the CY7C373

Functional Description

The CY7C374i is an In-System Reprogrammable Complex Programmable Logic Device (CPLD) and is part of the

FLASH370i [™] family of high-density, high-speed CPLDs. Like all members of the FLASH370i family, the CY7C374i is designed to bring the ease of use as well as PCI Local Bus Specification support and high performance of the 22V10 to high-density CPLDs.

Like all of the UltraLogic FLASH370i devices, the CY7C374i is electrically erasable and In-System Reprogrammable (ISR), which simplifies both design and manufacturing flows thereby reducing costs. The Cypress ISR function is implemented through a 4-pin serial interface. Data is shifted in and out through the SDI and SDO pins, respectively using the programming voltage pin (Vpp). These pins are dual function providing a pin-compatible upgrade to earlier versions of the FLASH $370^{\,\text{TM}}$ devices. Additionally, because of the superior routability of the FLASH370i devices, ISR often allows users to change existing logic designs while simultaneously fixing pinout assignments.


The 128 macrocells in the CY7C374i are divided between eight logic blocks. Each

logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator.

The logic blocks in the FLASH370i architecture are connected with an extremely fast and predictable routing resource—the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect.

Like all members of the FLASH370i family, the CY7C374i is rich in I/O resources. Every two macrocells in the device feature an associated I/O pin, resulting in 64 I/O pins on the CY7C374i. In addition, there are two dedicated inputs and four input/clock pins.

Finally, the CY7C374i features a very simple timing model. Unlike other high-density CPLD architectures, there are no hidden speed delays such as fanout effects, interconnect delays, or expander delays. Regardless of the number of resources used or the type of application, the timing parameters on the CY7C374i remain the same.




Selection Guide

		7C374i-100	7C374i-83	7C374i-66	7C374iL-66
Maximum Propagation Delay t _{PD} (ns)		12	15	20	20
$Minimum Set-Up, t_S (ns)$		6	8	10	10
Maximum Clock to Output, tco (ncs)		7	8	10	10
Maximum Supply	Commercial	300	300	300	150
Current, I _{CC} (mA)	Military/Industrial		370	370	




Pin Configurations

PLCC/CLCC Top View



TQFP Top View





Functional Description (continued)

Logic Block

The number of logic blocks distinguishes the members of the FLASH370i family. The CY7C374i includes eight logic blocks. Each logic block is constructed of a product term array, a product term allocator, and 16 macrocells.

Product Term Array

The product term array in the FLASH370i logic block includes 36 inputs from the PIM and outputs 86 product terms to the product term allocator. The 36 inputs from the PIM are available in both positive and negative polarity, making the overall array size 72×86 . This large array in each logic block allows for very complex functions to be implemented in single passes through the device.

Product Term Allocator

The product term allocator is a dynamic, configurable resource that shifts product terms to macrocells that require them. Any number of product terms between 0 and 16 inclusive can be assigned to any of the logic block macrocells (this is called product term steering). Furthermore, product terms can be shared among multiple macrocells. This means that product terms that are common to more than one output can be implemented in a single product term. Product term steering and product term sharing help to increase the effective density of the FLASH370i CPLDs. Note that product term allocation is handled by software and is invisible to the user.

I/O Macrocell

Half of the macrocells on the CY7C374i have I/O pins associated with them. The input to the macrocell is the sum of between 0 and 16 product terms from the product term allocator. The I/O macrocell includes a register that can be optionally bypassed, polarity control over the input sum-term, and two global clocks to trigger the register. The macrocell also features a separate feedback path to the PIM so that the register can be buried if the I/O pin is used as an input.

Buried Macrocell

The buried macrocell is very similar to the I/O macrocell. Again, it includes a register that can be configured as combinatorial, as a D flip-flop, a T flip-flop, or a latch. The clock for this register has the same options as described for the I/O macrocell. One difference on the buried macrocell is the addition of input register capability. The user can program the buried macrocell to act as an input register (D-type or latch) whose input comes from the I/O pin

associated with the neighboring macrocell. The output of all buried macrocells is sent directly to the PIM regardless of its configuration.

Programmable Interconnect Matrix

The Programmable Interconnect Matrix (PIM) connects the eight logic blocks on the CY7C374i to the inputs and to each other. All inputs (including feedbacks) travel through the PIM. There is no speed penalty incurred by signals traversing the PIM.

Development Tools

Development software for the CY7C374i is available from Cypress's $Warp^{\text{TM}}$, $Warp2+^{\text{TM}}$ and $Warp3^{\text{TM}}$ software packages. Both of these products are based on the IEEE standard VHDL language. Cypress also supports third-party vendors such as ABEL $^{\text{TM}}$, CUPL $^{\text{TM}}$, and LOG/iC $^{\text{TM}}$. Please contact your local Cypress representative for further information.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65° C to $+150^{\circ}$ C
Ambient Temperature with
Power Applied -55° C to $+125^{\circ}$ C
Supply Voltage to Ground Potential $\dots -0.5V$ to $+7.0V$
DC Voltage Applied to Outputs
in High Z State $\dots -0.5V$ to $+7.0V$
DC Input Voltage0.5V to +7.0V
DC Program Voltage
Output Current into Outputs 16 mA
Static Discharge Voltage>2001V
(per MIL-STD-883, Method 3015)
Latch-Up Current

Operating Range

Range	Ambient Temperature	v_{cc}
Commercial	0°C to +70°C	5V ± 5%
Industrial	−40°C to +85°C	5V ± 5%
Military ^[1]	−55°C to +125°C	5V ± 10%

Note:

1. T_A is the "instant on" case temperature.



Electrical Characteristics Over the Operating Range^[2]

Parameter	Description		Test Conditions		Min.	Max.	Unit
V_{OH}	Output HIGH Voltage	$V_{CC} = Min.$	$I_{OH} = -3.2 \text{ mA (Com'l/I}$	nd)	2.4		V
			$I_{OH} = -2.0 \text{ mA (Mil)}$		1		V
V_{OL}	Output LOW Voltage	$V_{CC} = Min.$	$I_{OL} = 16 \text{ mA (Com'l/Ind)}$)		0.5	V
			$I_{OL} = 12 \text{ mA (Mil)}$				V
V_{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH voltage for all inputs ^[3]				7.0	V
V_{IL}	Input LOW Voltage	Guaranteed Input Logical LOW voltage for all inputs ^[3]				0.8	V
I_{IX}	Input Load Current	$GND \leq V_{I} \leq V_{CC}$				+10	μΑ
I_{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled				+50	μΑ
I _{OS}	Output Short Circuit Current ^[4, 5]	$V_{CC} = Max., V_{OUT} = 0.5V$			-30	-160	mA
I_{CC}	Power Supply Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$ $f = 1 \text{ mHz}, V_{IN} = GND, V_{CC}^{[6]}$		Com'l		300	mA
		$I = I \text{ mHz}, V_{\text{IN}} =$	GIAD' ACC _{1.0} 1	Com'l "L" -66		150	mA
				Mil./Ind.		370	mA

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit	
C_{IN}	Input Capacitance	$V_{IN} = 5.0V$ at $f=1$ MHz	10	pF	
C _{OUT}	Output Capacitance	$V_{OUT} = 5.0V$ at $f = 1$ MHz	12	pF	

Endurance Characteristics^[5]


Parameter	Description	Test Conditions	Min.	Max.	Unit
N	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles


Notes:

- 2. See the last page of this specification for Group A subgroup testing information.
- 3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
- Not more than one output should be tested at a time. Duration of the short circuit should not exceed 1 second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
- Tested initially and after any design or process changes that may affect these parameters.
- 6. Measured with 16-bit counter programmed into each logic block.



AC Test Loads and Waveforms





Parameter	$V_{\mathbf{X}}$	Output Waveform—Measurement Level
t _{ER (-)}	1.5V	$V_{OH} \longrightarrow V_{X}$
t _{ER (+)}	2.6V	$V_{\rm OL}$ 0.5V $V_{\rm X}$
t _{EA (+)}	1.5V	V _X 0.5V V _{OH}
t _{EA (-)}	V _{thc}	$V_{\rm X} = V_{\rm OL}$

(d) Test Waveforms

Switching Characteristics Over the Operating Range^[7]

		7C374	li-100	7C37	4i-83		4i–66 liL–66	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Combinato	rial Mode Parameters							
t _{PD}	Input to Combinatorial Output		12		15		20	ns
t _{PDL}	Input to Output Through Transparent Input or Output Latch		15		18		22	ns
t _{PDLL}	Input to Output Through Transparent Input and Output Latches		16		19		24	ns
$t_{\rm EA}$	Input to Output Enable		16		19		24	ns
$t_{\rm ER}$	Input to Output Disable		16		19		24	ns
Input Regis	stered/Latched Mode Parameters							
$t_{ m WL}$	Clock or Latch Enable Input LOW Time ^[5]	3		4		5		ns
t _{WH}	Clock or Latch Enable Input HIGH Time ^[5]	3		4		5		ns
t _{IS}	Input Register or Latch Set-Up Time	2		3		4		ns
t _{IH}	Input Register or Latch Hold Time	2		3		4		ns
$t_{\rm ICO}$	Input Register Clock or Latch Enable to Combinatorial Output		16		19		24	ns
t _{ICOL}	Input Register Clock or Latch Enable to Output Through Transparent Output Latch		18		21		26	ns




Switching Characteristics Over the Operating Range^[7] (continued)

			li-100	7C374i-83		7C374i-66 7C374iL-66		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Output Reg	istered/Latched Mode Parameters							
t _{CO}	Clock or Latch Enable to Output		7		8		10	ns
t_{S}	Set-Up Time from Input to Clock or Latch Enable	6		8		10		ns
t _H	Register or Latch Data Hold Time	0		0		0		ns
$t_{\rm CO2}$	Output Clock or Latch Enable to Output Delay (Through Memory Array)	9	16		19		24	ns
t _{SCS}	Output Clock or Latch Enable to Output Clock or Latch Enable (Through Memory Array)	10		12		15		ns
t_{SL}	Set-Up Time from Input Through Transparent Latch to Output Register Clock or Latch Enable	12		15		20		ns
$t_{ m HL}$	Hold Time for Input Through Transparent Latch from Output Register Clock or Latch Enable	0		0		0		ns
f _{MAX1}	Maximum Frequency with Internal Feedback (Least of $1/t_{SCS}$, $1/(t_S + t_H)$, or $1/t_{CO})^{[5]}$	100		83		66		MHz
f _{MAX2}	Maximum Frequency Data Path in Output Registered/ Latched Mode (Lesser of 1/(t _{WL} + t _{WH}), 1/(t _S + t _H), or 1/t _{CO})	143		125		100		MHz
f _{MAX3}	Maximum Frequency with External Feedback (Lesser of 1/(t _{CO} + t _S) and 1/(t _{WL} + t _{WH}))	76.9		67.5		50		MHz
t _{OH} -t _{IH} 37x	Output Data Stable from Output Clock Minus Input Register Hold Time for 7C37x ^[5, 8]	0		0		0		ns
Pipelined M	Iode Parameters	•	•	•	•	•	•	
t _{ICS}	Input Register Clock to Output Register Clock	10		12		15		ns
f_{MAX4}	Maximum Frequency in Pipelined Mode (Least of $1/(t_{CO} + t_{IS})$, $1/t_{ICS}$, $1/(t_{WL} + t_{WH})$, $1/(t_{IS} + t_{IH})$, or $1/t_{SCS}$)	100		83.3		66.6		MHz
Reset/Prese	t Parameters							
t _{RW}	Asynchronous Reset Width ^[5]	12		15		20		ns
t_{RR}	Asynchronous Reset Recovery Time ^[5]	14		17		22		ns
t_{RO}	Asynchronous Reset to Output		18		21		26	ns
t_{PW}	Asynchronous Preset Width ^[5]	12		15		20		ns
t _{PR}	Asynchronous Preset Recovery Time ^[5]	14		17		22		ns
t _{PO}	Asynchronous Preset to Output		18		21		26	ns
t _{POR}	Power-On Reset ^[5]		1		1		1	μs

Note:

Switching Waveforms

Combinatorial Output



7C374i-6

^{7.} All AC parameters are measured with 16 outputs switching.


^{8.} This specification is intended to guarantee interface compatibility of the other members of the CY7C370i family with the CY7C374i. This specification is met for the devices operating at the same ambient temperature and at the same power supply voltage.




Switching Waveforms (continued)

Registered Output INPUT CLOCK REGISTERED OUTPUT CLOCK 7C374i-7

Latched Output




Registered Input






Switching Waveforms (continued)


Clock to Clock



Latched Input




Latched Input and Output






Switching Waveforms (continued)

Asynchronous Reset




Asynchronous Preset




7C374i-14

Power-Up Reset Waveform



Output Enable/Disable



7C374i-16



Ordering Information

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
100	CY7C374i-100AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C374i-100JC	J83	84-Lead Plastic Leaded Chip Carrier	
83	CY7C374i-83AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C374i-83JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C374i-83AI	A100	100-Pin Thin Quad Flat Pack Indus	
	CY7C374i-83JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C374i-83YMB	Y84	84-Pin Ceramic Leaded Chip Carrier	Military
66	CY7C374i-66AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C374i-66JC	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C374i-66AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C374i-66JI	J83	84-Lead Plastic Leaded Chip Carrier	
	CY7C374i-66YMB	Y84	84-Pin Ceramic Leaded Chip Carrier	Military
	CY7C374iL-66AC	A100	100-Pin Thin Quad Flat Pack Comme	
66	CY7C374iL-66JC	J83	84-Lead Plastic Leaded Chip Carrier	

MILITARY SPECIFICATIONS Group A Subgroup Testing DC Characteristics

Parameter	Subgroups
V_{OH}	1, 2, 3
V_{OL}	1, 2, 3
V_{IH}	1, 2, 3
$V_{ m IL}$	1, 2, 3
I_{IX}	1, 2, 3
I_{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{PD}	9, 10, 11
t _{PDL}	9, 10, 11
t _{PDLL}	9, 10, 11
t _{CO}	9, 10, 11
$t_{\rm ICO}$	9, 10, 11
t _{ICOL}	9, 10, 11
t_{S}	9, 10, 11
t_{SL}	9, 10, 11
t _H	9, 10, 11
$t_{ m HL}$	9, 10, 11
t_{IS}	9, 10, 11
t_{IH}	9, 10, 11
t_{ICS}	9, 10, 11
$t_{\rm EA}$	9, 10, 11
t _{ER}	9, 10, 11

Document #: 38-00214-D


ISR, UltraLogic, Flash370, Flash370i, *Warp2*, *Warp2*+, and *Warp3* are trademarks of Cypress Semiconductor Corporation. ABEL is a trademark of Data I/O Corporation. CUPL is a trademark of Logical Devices Incorporated.


LOG/iC is a trademark of Isdata Corporation.




Package Diagrams

100-Pin Thin Quad Flat Pack A100






84-Lead Plastic Leaded Chip Carrier J83





Package Diagrams (continued)

84-Pin Ceramic Leaded Chip Carrier Y84



[©] Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor Corporation product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure of the product may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems applications implies that the manufacturer assumes all risk of such use and in so doing indemnifies Cypress Semiconductor against all damages.